Electronic component search and free download site.
Transistors,MosFET ,Diode,Integrated circuits
ホーム >>> Texas-Instruments >>> DSI85 データシート

DSI85 データシート

DSI85 MIPI® DSI Bridge to FlatLink™ LVDS Dual Channel DSI to Dual-Link LVDS Bridge Texas-Instruments
Texas Instruments Texas-Instruments
Other PDF  not available.
DSI85 image

The SN65DSI85 DSI to FlatLink bridge features a dual-channel MIPI D-PHY receiver front-end configuration with 4 lanes per channel operating at 1 Gbps per lane; a maximum input bandwidth of 8 Gbps. The bridge decodes MIPI DSI 18-bpp RGB666 and 24-bpp RGB888 packets and converts the formatted video data stream to a FlatLink compatible LVDS output operating at pixel clocks operating from 25 MHz to 154 MHz, offering a Dual-Link LVDS, Single-Link LVDS, or two Single-Link LVDS interface(s) with four data lanes per link.
The SN65DSI85 is well suited for WQXGA (2560 × 1600) at 60 frames per second, as well as 3D Graphics at WUXGA and True HD (1920 × 1080) resolutions at an equivalent 120 fps with up to 24 bits-per-pixel. Partial line buffering is implemented to accommodate the data stream mismatch between the DSI and LVDS interfaces.
Designed with industry-compliant interface technology, the SN65DSI85 is compatible with a wide range of micro-processors, and is designed with a range of power management features including low swing LVDS outputs, and the MIPI® defined ultra-low power state (ULPS) support.
The SN65DSI85 is implemented in a small outline 5-mm × 5-mm PBGA at 0.5-mm pitch package, and operates across a temperature range from –40ºC to 85ºC.

• Implements MIPI® D-PHY Version 1.00.00
   Physical Layer Front-End and Display Serial
   Interface (DSI) Version 1.02.00
• Dual-Channel DSI Receiver Configurable for One,
   Two, Three, or Four D-PHY Data Lanes Per
   Channel Operating up to 1 Gbps Per Lane
• Supports 18-bpp and 24-bpp DSI Video Packets
   with RGB666 and RGB888 Formats
• Suitable for 60 fps WQXGA 2560 × 1600
   Resolution at 18-bpp and 24-bpp Color, and
   WUXGA 1920 × 1200 Resolution with 3D
   Graphics at 60 fps (120 fps Equivalent)
• MIPI® Front-End Configurable for Single-Channel
   or Dual-Channel DSI Configurations
• FlatLink™ Output Configurable for Single-Link or
   Dual-Link LVDS
• Supports Dual-Channel DSI ODD or EVEN and
   LEFT or RIGHT Operating Modes
• Supports Two Single-Channel DSI to Two Single
   Link LVDS Operating Mode
• LVDS Output Clock Range of 25 MHz to 154 MHz
   in Dual-Link or Single-Link Mode
• LVDS Pixel Clock May be Sourced from Free
   Running Continuous D-PHY Clock or External
   Reference Clock (REFCLK)
• 1.8-V Main VCC Power Supply
• Low-Power Features Include SHUTDOWN Mode,
   Reduced LVDS Output Voltage Swing, Common
   Mode, and MIPI® Ultra-Low Power State (ULPS)
• LVDS Channel SWAP, LVDS PIN Order Reverse
   Feature for Ease of PCB Routing
• ESD Rating ±2 kV (HBM)
• Packaged in 64-pin 5 mm x 5 mm BGA
• Temperature Range: –40°C to 85°C

• Tablet PC, Notebook PC, Netbooks
• Mobile Internet Devices

Page Links : 1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51 

DSI85 に関連する他のメーカーを検索

SN65DSI84 MIPI® DSI Bridge To FLATLINK™ LVDS Single Channel DSI to Dual-Link LVDS Bridge ビュー Texas Instruments
SN65DSI85 MIPI® DSI BRIDGE TO FLATLINK™ LVDS Dual Channel DSI to Dual-Link LVDS Bridge ビュー Texas Instruments
SN65DSI83 MIPI® DSI BRIDGE TO FLATLINK™ LVDS Single Channel DSI to Single-Link LVDS Bridge ビュー Texas Instruments
SN65DSI86 MIPI® DSI to eDP™ Bridge ビュー Texas Instruments
DSI86IQ1 MIPI® DSI to eDP™ Bridge ビュー Texas Instruments
ADV7533 MIPI/DSI Receiver with HDMI Transmitter ビュー Analog Devices
DS90C387A Dual Pixel LVDS Display Interface / FPD-Link ビュー National ->Texas Instruments
THC63LVD823 Single(135MHz)/Dual(170MHz) Link LVDS Transmitter for SXGA/SXGA+/UXGA ビュー THine Electronics, Inc.
LVDS822 Flatlink™ LVDS Receiver ビュー Texas Instruments
DS90C383 +3.3V Programmable LVDS Transmitter 24-Bit Flat Panel Display (FPD) Link—65 MHz, +3.3V LVDS Receiver 24-Bit Flat Panel Display (FPD) Link—65 MHz ビュー National ->Texas Instruments

Share Link : 
All Rights Reserved© datasheetq.com 2015 - 2019  ] [ Privacy Policy ] [ Request Datasheet  ] [ Contact Us ]