FAIRCHILD

SEMICONDUCTOR TM

74VCX16722 Low Voltage 22-Bit Register with 3.6V Tolerant Inputs and Outputs

General Description

The VCX16722 low voltage 22-bit register contains twentytwo non-inverting D-type flip-flops with 3-STATE outputs and is intended for bus oriented applications. The design has been optimized for use with JEDEC compliant 200 pin DIMM modules.

The 74VCX16722 is designed for low voltage (1.65V to 3.6V) V_{CC} applications with I/O capability up to 3.6V.

The 74VCX16722 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining low CMOS power dissipation.

Features

- 1.65V–3.6V V_{CC} specifications provided
- 3.6V tolerant inputs and outputs
- t_{PD} (CLK to O_n) 3.6ns max for 3.0V to 3.6V V_{CC} 4.6ns max for 2.3V to 2.7V V_{CC} 9.2ns max for 1.65V to 1.95V V_{CC}
- Power-down high impedance inputs and outputs

February 1999

Revised July 2000

- Supports live insertion/withdrawal (Note 1)
- Meets JEDEC registered module specifications
- Static Drive (I_{OH}/I_{OL}) ±24mA @ 3.0V ±18mA @ 2.3V ±6mA @ 1.65V
- Latchup performance exceeds 300 mA
- ESD performance:
 - Human body model > 2000V

Machine model >200V

Note 1: To ensure the high-impedance state during power up or power down, $\overline{\text{OE}}$ should be tied to V_{CC} through a pull-up resistor; the minimum value of the resistor is determined by the current sourcing capability of the driver.

Ordering Code:

Order Number	Package Number	Package Description	
74VCX16722MTD	MTD64	64-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide	
Devices also available	in Tape and Reel. Specify	/ by appending the suffix letter "X" to the ordering code.	1

© 2000 Fairchild Semiconductor Corporation DS500192

Connection Diagram					
Image: 1 <td< th=""><th>1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 20 30 31 32</th><th></th></td<>	1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 20 30 31 32				

Pin Descriptions

Pin Names	Description
OE	Output Enable Input (Active LOW)
CE	Clock Enable Input (Active Low)
CLK	Clock Input
D ₁ - D ₂₁	Data Inputs
O ₁ - O ₂₁	3-STATE Outputs

Truth Table


CLK	CE	OE	D ₀ -D ₂₁	0 ₀ -0 ₂₁
х	Х	Н	Х	Z
х	н	L	Х	O ₀
~	L	L	L	L
~	L	L	Н	Н
L or H	L	L	х	O ₀

H = HIGH Voltage Level L = LOW Level Voltage X = Immaterial (HIGH or LOW, Inputs may not float)

Functional Description

The VCX16722 contains twenty-two D-type flip-flops with 3-STATE standard outputs. The twenty-two flip-flops will store the state of their individual D-type inputs that meet the setup and hold time requirements on the LOW-HIGH Clock (CLK) transition, when the Clock-Enable (\overline{CE}) is LOW. The 3-STATE standard outputs are controlled by the Output-Enable (OE). When OE is HIGH, the standard outputs are in high impedance mode but this does not interfere with entering new data into the flip-flops.

Logic Diagram



Absolute Maximum Ratings(Note 2)

Recommended Operating

Supply Voltage (V _{CC})	-0.5V to +4.6V
DC Input Voltage (VI)	-0.5V to +4.6V
Output Voltage (V _O)	
Outputs 3-STATE	-0.5V to +4.6V
Outputs Active (Note 3)	–0.5 to $V_{CC}^{} + 0.5 \text{V}$
DC Input Diode Current (I _{IK}) $V_I < 0V$	–50 mA
DC Output Diode Current (I _{OK})	
V _O < 0V	–50 mA
$V_{O} > V_{CC}$	+50 mA
DC Output Source/Sink Current	
(I _{OH} /I _{OL})	±50 mA
DC V _{CC} or Ground Current per	
Supply Pin (I _{CC} or Ground)	±100 mA
Storage Temperature Range (T _{STG})	$-65^{\circ}C$ to $+150^{\circ}C$

Conditions (Note 4)	'Y
Power Supply	
Operating	1.65V to 3.6V
Data Retention Only	1.2V to 3.6V
Input Voltage	-0.3V to 3.6V
Output Voltage (V _O)	
Output in Active States	0V to V_{CC}
Output in 3-STATE	0.0V to 3.6V
Output Current in I _{OH} /I _{OL}	
$V_{CC} = 3.0V$ to 3.6V	±24 mA
$V_{CC} = 2.3V$ to 2.7V	±18 mA
V _{CC} = 1.65V to 2.3V	±6 mA
Free Air Operating Temperature (T_A)	$-40^\circ C$ to $+85^\circ C$
Minimum Input Edge Rate ($\Delta t/\Delta V$)	
$V_{IN}=0.8V$ to 2.0V, $V_{CC}=3.0V$	10 ns/V

74VCX16722

Note 2: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The Recommended Operating Conditions tables will define the conditions for actual device operation.

Note 3: I_{O} Absolute Maximum Rating must be observed.

Note 4: Floating or unused pin (inputs or I/O's) must be held HIGH or LOW.

DC Electrical Characteristics (2.7V $< V_{CC} \leq$ 3.6V)

Symbol	Parameter	Conditions	v _{cc} (V)	Min	Max	Units
V _{IH}	HIGH Level Input Voltage		2.7–3.6	2.0		V
V _{IL}	LOW Level Input Voltage		2.7–3.6		0.8	V
V _{OH}	HIGH Level Output Voltage	I _{OH} = -100 μA	2.7–3.6	V _{CC} - 0.2		
		$I_{OH} = -12 \text{ mA}$	2.7	2.2		v
		$I_{OH} = -18 \text{ mA}$	3.0	2.4		v
		$I_{OH} = -24 \text{ mA}$	3.0	2.2		
V _{OL}	LOW Level Output Voltage	I _{OL} = 100 μA	2.7–3.6		0.2	
		I _{OL} = 12 mA	2.7		0.4	v
		I _{OL} = 18 mA	3.0		0.4	v
		I _{OL} = 24 mA	3.0		0.55	
I _I	Input Leakage Current	$0V \le V_I \le 3.6V$	2.7–3.6		±5.0	μA
I _{OZ}	3-STATE Output Leakage	$0V \le V_O \le 3.6V$	2.7-3.6		±10	
		$V_I = V_{IH}$ or V_{IL}	2.7-3.0		±ιυ	μA
I _{OFF}	Power Off Leakage Current	$0V \le (V_I, V_O) \le 3.6V$	0		10	μA
I _{CC}	Quiescent Supply Current	$V_I = V_{CC}$ or GND	2.7–3.6		20	
		$V_{CC} \leq (V_I, V_O) \leq 3.6V$ (Note 5)	2.7–3.6		±20	μA
ΔI_{CC}	Increase in I _{CC} per Input	$V_{IH} = V_{CC} - 0.6V$	2.7-3.6		750	μA

Symbol	Parameter	Conditions	V _{CC} (V)	Min	Max	Units
V _{IH}	HIGH Level Input Voltage		2.3–2.7	1.6		V
V _{IL}	LOW Level Input Voltage		2.3–2.7		0.7	V
V _{он}	HIGH Level Output Voltage	$I_{OH} = -100 \ \mu A$	2.3–2.7	V _{CC} - 0.2		
		$I_{OH} = -6 \text{ mA}$	2.3	2.0		v
		$I_{OH} = -12 \text{ mA}$	2.3	1.8		v
		$I_{OH} = -18 \text{ mA}$	2.3	1.7		
V _{OL}	LOW Level Output Voltage	$I_{OL} = 100 \ \mu A$	2.3–2.7		0.2	
		$I_{OL} = 12mA$	2.3		0.4	V
		$I_{OL} = 18 \text{ mA}$	2.3		0.6	
1	Input Leakage Current	$0 \le V_I \le 3.6V$	2.3–2.7		±5.0	μΑ
OZ	3-STATE Output Leakage	$0 \le V_O \le 3.6V$	2.3-2.7		±10	
		$V_I = V_{IH} \text{ or } V_{IL}$	2.3-2.1		±10	μA
OFF	Power Off Leakage Current	$0 \leq (V_I, V_O) \leq 3.6V$	0		10	μΑ
СС	Quiescent Supply Current	$V_I = V_{CC}$ or GND	2.3–2.7		20	
		$V_{CC} \le (V_{I}, V_{O}) \le 3.6V$ (Note 6)	2.3-2.7		±20	μA

DC Electrical Characteristics (1.65V \leq V_{CC} < 2.3V)

Symbol	Parameter	Conditions	V _{CC} (V)	Min	Max	Units
V _{IH}	HIGH Level Input Voltage		1.65 - 2.3	$0.65 \times V_{CC}$		V
V _{IL}	LOW Level Input Voltage		1.65 - 2.3		$0.35 \times V_{CC}$	V
V _{OH}	HIGH Level Output Voltage	I _{OH} = -100 μA	1.65 - 2.3	V _{CC} - 0.2		V
		$I_{OH} = -6 \text{ mA}$	1.65	1.25		v
V _{OL}	LOW Level Output Voltage	I _{OL} = 100 μA	1.65 - 2.3		0.2	V
		$I_{OL} = 6mA$	1.65		0.3	v
I _I	Input Leakage Current	$0 \le V_I \le 3.6V$	1.65 - 2.3		±5.0	μΑ
l _{oz}	3-STATE Output Leakage	$0 \le V_O \le 3.6V$	1.65 - 2.3		±10	
		$V_I = V_{IH} \text{ or } V_{IL}$				μA
IOFF	Power Off Leakage Current	$0 \le (V_I, V_O) \le 3.6V$	0		10	μΑ
I _{CC}	Quiescent Supply Current	$V_I = V_{CC}$ or GND	1.65 - 2.3		20	
		$V_{CC} \leq (V_I, V_O) \leq 3.6V$ (Note 7)	1.65 - 2.3		±20	μA

Note 7: Outputs disabled or 3-STATE only.

AC Electrical Characteristics (Note 8)

			$T_A = -40^\circ$	C to +85°C,	C _L = 30 pF, I	$R_L = 500\Omega$		
Symbol	Parameter	V _{CC} = 3.	$3V \pm 0.3V$	$V_{CC}=\textbf{2.5}\pm\textbf{0.2V}$		$V_{CC}=1.8\pm0.15V$		Units
		Min	Max	Min	Max	Min	Max	
f _{MAX}	Maximum Clock Frequency	250		200		100		MHz
t _{PHL} , t _{PLH}	Propagation Delay Clock to Bus	1.3	3.6	1.5	4.6	2.0	9.2	ns
t _{PZL} , t _{PZH}	Output Enable Time	0.6	3.5	0.8	4.5	1.5	9.0	ns
t _{PLZ} , t _{PHZ}	Output Disable Time	0.6	3.2	0.8	4.2	1.5	7.6	ns
t _S	Setup Time	2.0		2.0		3.0		ns
t _H	Hold Time	0.0		0.0		0.5		ns
t _W	Pulse Width	1.5		1.5		4.0		ns
t _{OSHL} t _{OSLH}	Output to Output Skew (Note 9)		0.5		0.5		0.75	ns

Note 8: For C_L = 50 pF, add approximately 300 ps to the AC maximum specification.

Note 9: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t_{OSHL}) or LOW-to-HIGH (t_{OSLH}).

AC Electrical Characteristics Over Load (Note 10)

Symbol		T _A = -0				
	Parameter	C _L =	0 pF	C _L =	Units	
		Min	Max	Min	Max	
t _{PHL} , t _{PLH}	Prop Delay Clock to Bus	1.1	2.5	1.9	3.9	ns
t _{PZL} , t _{PZH}	Output Enable Time	0.7	2.4	1.0	3.8	ns
t _{PLZ} , t _{PHZ}	Output Disable Time	0.7	2.1	1.0	3.5	ns
t _S	Setup Time	2.0		2.0		ns
t _H	Hold Time	0.0		0.0		ns
t _W	Pulse Width	1.5	İ	1.5		ns
Note 10: This p	arameter is guaranteed by characterization	but not tested.		•		•

Dynamic Switching Characteristics

Symbol	Parameter	Conditions	V _{CC}	$T_A = +25^{\circ}C$	Units
		conditions	(V)	Typical	Units
V _{OLP}	Quiet Output Dynamic Peak V _{OL}	$C_L = 30 \text{ pF}, V_{IH} = V_{CC}, V_{IL} = 0V$	1.8	0.25	
			2.5	0.6	V
			3.3	0.8	
V _{OLV} Qu	Quiet Output Dynamic Valley V _{OL}	$C_L = 30 \text{ pF}, V_{IH} = V_{CC}, V_{IL} = 0V$	1.8	-0.25	
			2.5	-0.6	V
			3.3	-0.8	
V _{OHV}	Quiet Output Dynamic Valley VOH	$C_L = 30 \text{ pF}, V_{IH} = V_{CC}, V_{IL} = 0V$	1.8	1.5	
			2.5	1.9	V
			3.3	2.2	

apacitance

Capacitance				
Symb	ol Parameter	Conditions	$T_A = +25^{\circ}C$	Units
Cynno			Typical	
C _{IN}	Input Capacitance	$V_{I} = 0V \text{ or } V_{CC}, V_{CC} = 1.8V, 2.5V, \text{ or } 3.3V,$	3.5	pF
C _{I/O}	Input/Output Capacitance	$V_{I} = 0V$, or V_{CC} , $V_{CC} = 1.8V$, 2.5V or 3.3V	5.5	pF
C _{PD}	Power Dissipation Capacitance	V_{I} = 0V or V_{CC},f = 10 MHz, V_{CC} = 1.8V, 2.5V or 3.3V	13	pF

I_{OUT} - V_{OUT} Characteristics




FIGURE 1. Characteristics for Output - Pull Up Driver






FIGURE 2. Characteristics for Output - Pull Down Driver

