


PRESETTABLE BCD/DECADE UP/DOWN COUNTER PRESETTABLE 4-BIT BINARY UP/DOWN COUNTER

The SN54/74LS192 is an UP/DOWN BCD Decade (8421) Counter and the SN54/74LS193 is an UP/DOWN MODULO-16 Binary Counter. Separate Count Up and Count Down Clocks are used and in either counting mode the circuits operate synchronously. The outputs change state synchronous with the LOW-to-HIGH transitions on the clock inputs.

Separate Terminal Count Up and Terminal Count Down outputs are provided which are used as the clocks for a subsequent stages without extra logic, thus simplifying multistage counter designs. Individual preset inputs allow the circuits to be used as programmable counters. Both the Parallel Load (PL) and the Master Reset (MR) inputs asynchronously override the clocks.

- Low Power ... 95 mW Typical Dissipation
- High Speed . . . 40 MHz Typical Count Frequency
- Synchronous Counting
- Asynchronous Master Reset and Parallel Load
- Individual Preset Inputs
- Cascading Circuitry Internally Provided
- Input Clamp Diodes Limit High Speed Termination Effects



PIN NAMES

		1110
CPU	Count Up Clock Pulse Input	0.5 U
CPD	Count Down Clock Pulse Input	0.5 U
MR	Asynchronous Master Reset (Clear) Input	0.5 U
PL	Asynchronous Parallel Load (Active LOW) Input	0.5 U
Pn	Parallel Data Inputs	0.5 U
<u>Qn</u>	Flip-Flop Outputs (Note b)	10 U
<u>TC</u> D	Terminal Count Down (Borrow) Output (Note b)	10 U
тс _U	Terminal Count Up (Carry) Output (Note b)	10 U
NOTES:		

a. 1 TTL Unit Load (U.L.) = 40 μ A HIGH/1.6 mA LOW.

b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.


LOADING (Note a) HIGH LOW Л. 0.25 U.L. U.L. 0.25 U.L. 0.25 U.L. U.L. U.L. 0.25 U.L. U.L. 0.25 U.L. U.L. 5 (2.5) U.L. 5 (2.5) U.L. J.L. J.L. 5 (2.5) U.L.

PRESETTABLE BCD/DECADE UP/DOWN COUNTER PRESETTABLE 4-BIT BINARY UP/DOWN COUNTER LOW POWER SCHOTTKY

J SUFFIX

CERAMIC

SN54/74LS192 SN54/74LS193




SOIC CASE 751B-03

ORDERING INFORMATION


SN54LSXXXJ SN74LSXXXN SN74LSXXXD

Ceramic Plastic SOIC



FAST AND LS TTL DATA


STATE DIAGRAMS



LS193


LS192

LOGIC DIAGRAMS



 $V_{CC} = PIN 16$ GND = PIN 8 \bigcirc = PIN NUMBERS

LOGIC DIAGRAMS (continued)



 $V_{CC} = PIN 16$ GND = PIN 8 \bigcirc = PIN NUMBERS

FUNCTIONAL DESCRIPTION

The LS192 and LS193 are Asynchronously Presettable Decade and 4-Bit Binary Synchronous UP/DOWN (Reversable) Counters. The operating modes of the LS192 decade counter and the LS193 binary counter are identical, with the only difference being the count sequences as noted in the State Diagrams. Each circuit contains four master/slave flip-flops, with internal gating and steering logic to provide master reset, individual preset, count up and count down operations.

Each flip-flop contains JK feedback from slave to master such that a LOW-to-HIGH transition on its T input causes the slave, and thus the Q output to change state. Synchronous switching, as opposed to ripple counting, is achieved by driving the steering gates of all stages from a common Count Up line and a common Count Down line, thereby causing all state changes to be initiated simultaneously. A LOW-to-HIGH transition on the Count Up input will advance the count by one; a similar transition on the Count Down input will decrease the count by one. While counting with one clock input, the other should be held HIGH. Otherwise, the circuit will either count by twos or not at all, depending on the state of the first flip-flop, which cannot toggle as long as either Clock input is LOW. <u>The</u> Terminal Count Up (\overline{TCU}) and Terminal Count Down (TCD) outputs are normally HIGH. When a circuit has reached the maximum count state (9 for the LS192, 15 for the LS193), the next HIGH-to-LOW transition of the Count Up Clock will cause TCU to go LOW. TCU will stay LOW until CPU goes HIGH again, thus effectively repeating the Count Up Clock, but delayed by two gate delays. Similarly, the TCD output will go LOW when the circuit is in the zero state and the Count Down Clock goes LOW. Since the TC outputs repeat the clock waveforms, they can be used as the clock input signals to the next higher order circuit in a multistage counter.

Each circuit has an asynchronous parallel load capability <u>per</u>mitting the counter to be preset. When the Parallel Load (PL) and the Master Reset (MR) inputs are LOW, information present on the Parallel Data inputs (P_0 , P_3) is loaded into the counter and appears on the outputs regardless of the conditions of the clock inputs. A HIGH signal on the Master Reset input will disable the preset gates, override both Clock inputs, and latch each Q output in the LOW state. If one of the Clock inputs is LOW during and after a reset or load operation, the next LOW-to-HIGH transition of that Clock will be interpreted as a legitimate signal and will be counted.

MODE	SELECT TA	BLE

MR	PL	СРU	CPD	MODE
Н	Х	Х	Х	Reset (Asyn.)
L	L	Х	Х	Preset (Asyn.)
L	н	Н	Н	No Change
L	н	_	н	Count Up
L	Н	H	ſ	Count Down

L = LOW Voltage Level

H = HIGH Voltage Level

X = Don't Care

J = LOW-to-HIGH Clock Transition

GUARANTEED OPERATING RANGES

Symbol	Parameter		Min	Тур	Max	Unit
VCC	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
т _А	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
IOH	Output Current — High	54, 74			-0.4	mA
IOL	Output Current — Low	54 74			4.0 8.0	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

			Limits						
Symbol	Parameter		Min	Тур	Max	Unit	Te	st Conditions	
∨ _{IH}	Input HIGH Voltage		2.0			V	Guaranteed Input All Inputs	t HIGH Voltage for	
\/	Input LOW Voltage	54			0.7	v	Guaranteed Input	LOW Voltage for	
VIL	Input LOW Voltage	74			0.8	v	All Inputs		
VIK	Input Clamp Diode Voltage			-0.65	-1.5	V	$V_{CC} = MIN, I_{IN} = -18 \text{ mA}$		
	Output HIGH Voltage	54	2.5	3.5		V	$V_{CC} = MIN, I_{OH} = MAX, V_{IN} = V_{IH}$ or V _{IL} per Truth Table		
VOH		74	2.7	3.5		V			
		54, 74		0.25	0.4	V	I _{OL} = 4.0 mA	$V_{CC} = V_{CC} MIN,$ $V_{IN} = V_{IL} or V_{IH}$	
VOL	Output LOW Voltage	74		0.35	0.5	V	I _{OL} = 8.0 mA	per Truth Table	
h					20	μΑ	V _{CC} = MAX, V _{IN}	= 2.7 V	
ΙΗ	Input HIGH Current				0.1	mA	V _{CC} = MAX, V _{IN} = 7.0 V		
۱	Input LOW Current				-0.4	mA	V _{CC} = MAX, V _{IN}	= 0.4 V	
IOS	Short Circuit Current (Note 1)		-20		-100	mA	V _{CC} = MAX		
ICC	Power Supply Current				34	mA	V _{CC} = MAX		

Note 1: Not more than one output should be shorted at a time, nor for more than 1 second.

AC CHARACTERISTICS ($T_A = 25^{\circ}C$)

			Limits			
Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
fMAX	Maximum Clock Frequency	25	32		MHz	
^t PLH ^t PHL	<u>CP</u> U Input to TC _U Output		17 18	26 24	ns	
^t PLH ^t PHL	<u>CP</u> D Input to TCD Output		16 15	24 24	ns	V _{CC} = 5.0 V C _L = 15 pF
^t PLH ^t PHL	Clock to Q		27 30	38 47	ns	C _L = 15 pF
^t PLH ^t PHL	PL to Q		24 25	40 40	ns	
^t PHL	MR Input to Any Output		23	35	ns	

AC SETUP REQUIREMENTS (T_A = 25°C)

		Limits					
Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions	
tw	Any Pulse Width	20			ns		
t _S	Data Setup Time	20			ns		
^t h	Data Hold Time	5.0			ns	V _{CC} = 5.0 V	
t _{rec}	Recovery Time	40			ns		

DEFINITIONS OF TERMS


SETUP TIME (t_s) is defined as the minimum time required for the correct logic level to be present at the logic input prior to the PL transition from LOW-to-HIGH in order to be recognized and transferred to the outputs.

<u>HOLD TIME</u> (t_h) is defined as the minimum time following the PL transition from LOW-to-HIGH that the logic level must be maintained at the input in order to ensure continued recogni-


tion. A negative HOLD TIME indicates that the correct logic level may be released prior to the PL transition from LOW-to-HIGH and still be recognized.

RECOVERY TIME (t_{rec}) is defined as the minimum time required between the end of the reset pulse and the clock transition from LOW-to-HIGH in order to recognize and transfer HIGH data to the Q outputs.


AC WAVEFORMS

















* The shaded areas indicate when the input is permitted to change for predictable output performance

Figure 6



NOTE: PL = LOW Figure 3




Figure 5

