DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

R5F71374AD80FPV データシートの表示(PDF) - Renesas Electronics

部品番号
コンポーネント説明
メーカー
R5F71374AD80FPV Datasheet PDF : 1184 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
10.7.7 Contention between Buffer Register Write and Compare Match ......................... 441
10.7.8 Contention between Buffer Register Write and TCNT Clear ............................... 442
10.7.9 Contention between TGR Read and Input Capture............................................... 443
10.7.10 Contention between TGR Write and Input Capture.............................................. 444
10.7.11 Contention between Buffer Register Write and Input Capture ............................. 445
10.7.12 TCNT_2 Write and Overflow/Underflow Contention in Cascade Connection .... 445
10.7.13 Counter Value during Complementary PWM Mode Stop .................................... 447
10.7.14 Buffer Operation Setting in Complementary PWM Mode ................................... 447
10.7.15 Reset Sync PWM Mode Buffer Operation and Compare Match Flag .................. 448
10.7.16 Overflow Flags in Reset Synchronous PWM Mode ............................................. 449
10.7.17 Contention between Overflow/Underflow and Counter Clearing......................... 450
10.7.18 Contention between TCNT Write and Overflow/Underflow................................ 451
10.7.19 Cautions on Transition from Normal Operation or PWM Mode 1 to
Reset-Synchronized PWM Mode ......................................................................... 451
10.7.20 Output Level in Complementary PWM Mode and Reset-Synchronized
PWM Mode .......................................................................................................... 452
10.7.21 Interrupts in Module Standby Mode ..................................................................... 452
10.7.22 Simultaneous Capture of TCNT_1 and TCNT_2 in Cascade Connection............ 452
10.7.23 Notes on Output Waveform Control During Synchronous Counter
Clearing in Complementary PWM Mode ............................................................. 453
10.8 MTU2 Output Pin Initialization......................................................................................... 455
10.8.1 Operating Modes .................................................................................................. 455
10.8.2 Reset Start Operation ............................................................................................ 455
10.8.3 Operation in Case of Re-Setting Due to Error During Operation, etc. ................. 456
10.8.4 Overview of Initialization Procedures and Mode Transitions in Case of
Error during Operation, etc................................................................................... 457
Section 11 Multi-Function Timer Pulse Unit 2S (MTU2S) ..............................487
11.1 Input/Output Pins............................................................................................................... 491
11.2 Register Descriptions ......................................................................................................... 492
Section 12 Port Output Enable (POE) ...............................................................495
12.1 Features.............................................................................................................................. 495
12.2 Input/Output Pins............................................................................................................... 497
12.3 Register Descriptions ......................................................................................................... 499
12.3.1 Input Level Control/Status Register 1 (ICSR1) .................................................... 500
12.3.2 Output Level Control/Status Register 1 (OCSR1) ................................................ 503
12.3.3 Input Level Control/Status Register 2 (ICSR2) .................................................... 504
12.3.4 Output Level Control/Status Register 2 (OCSR2) ................................................ 507
12.3.5 Input Level Control/Status Register 3 (ICSR3) .................................................... 509
Rev. 3.00 Jan. 18, 2010 Page xiv of xxiv
REJ09B0402-0300

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]