-XO ¶
&21),'(17,$/
CS61574A CS61575
#3
3#,+
3$)
3$/
27 $ $ $ $ $ $ $ $
!DDRESS#OMMAND "YTE
$ATA )NPUT/UTPUT
$ $ $ $ $ $ $ $
Figure 13. Input/Output Timing
An address/command byte, shown in Table 9, pre-
cedes a data register. The first bit of the
address/command byte determines whether a read
or a write is requested. The next six bits contain
the address. The line interface responds to address
16 (0010000). The last bit is ignored.
,3" FIRST BIT
-3" LAST BIT
27
!$$0
!$$
!$$
!$$
!$$
8
2EAD7RITE 3ELECT WRITE READ
,3" OF ADDRESS -UST BE
-UST BE
-UST BE
-UST BE
-UST BE
2ESERVED -UST BE
$ONT #ARE
Table 9. Address/Command Byte
The data register, shown in Table 10, can be writ-
ten to the serial port. Data is input on the eight
clock cycles immediately following the ad-
dress/command byte. Bits 0 and 1 are used to
clear an interrupt issued from the INT pin, which
occurs in response to a loss of signal or a problem
with the output driver.
Writing a "1" to either "Clear LOS" or "Clear
DPM" over the serial interface has three effects:
1) The current interrupt on the serial interface
will be cleared. (Note that simply reading
the register bits will not clear the inter-
rupt).
2) Output data bits 5, 6 and 7 will be reset as
appropriate.
3) Future interrupts for the corresponding LOS
or DPM will be prevented from occurring.
Writing a "0" to either "Clear LOS" or "Clear
DPM" enables the corresponding interrupt for
LOS or DPM.
Output data from the serial interface is presented
as shown in Tables 11 and 12. Bits 2, 3 and 4 can
be read to verify line length selection. Bits 5, 6
and 7 must be decoded. Codes 101, 110 and 111
(Bits 5, 6 and 7) indicate intermittent loss of sig-
nal and/or driver problems.
SDO goes to a high impedance state when not in
use. SDO and SDI may be tied together in appli-
cations where the host processor has a
bi-directional I/O port.
,3" FIRST BIT CLR ,/3 #LEAR ,OSS /F 3IGNAL
IN CLR $0- #LEAR $RIVER 0ERFORMANCE
,%. "IT ,INE ,ENGTH 3ELECT
,%. "IT ,INE ,ENGTH 3ELECT
,%. "IT ,INE ,ENGTH 3ELECT
2,//0 2EMOTE ,OOPBACK
,,//0 ,OCAL ,OOPBACK
-3" LAST BIT 4!/3 4RANSMIT !LL /NES 3ELECT
IN
Table 10. Input Data Register
18
,3" FIRST BIT
IN
,/3
$0-
,%.
,%.
,%.
,OSS /F 3IGNAL
$RIVER 0ERFORMANCE
"IT ,INE ,ENGTH 3ELECT
"IT ,INE ,ENGTH 3ELECT
"IT ,INE ,ENGTH 3ELECT
Table 11. Output Data Bits 0 - 4
DS154F3