MAX3096CSE(1998) データシートの表示（PDF） - Maxim Integrated
部品番号
コンポーネント説明
メーカー
MAX3096CSE
(Rev.:1998)
(Rev.:1998)
Maxim Integrated
MAX3096CSE Datasheet PDF : 12 Pages
| |||
±15kV ESD-Protected, 10Mbps, 3V/5V,
Quad RS-422/RS-485 Receivers
Typical Operating Characteristics (continued)
(VCC = 5V for MAX3095, VCC = 3.3V for MAX3096, TA = +25°C, unless otherwise noted.)
SHUTDOWN TIMING
MAX3095 TOC09
MAX3095
Y VOLTAGE
5V/div
MAX3096
Y VOLTAGE
G VOLTAGE
2V/div
2V/div
TIME (200ns/div)
CIRCUIT OF FIGURE 3,
S1 OPEN, S2 CLOSED, S3 = 1V
Pin Description
PIN NAME
FUNCTION
1
B1
Inverting Receiver Input
2
A1
Noninverting Receiver Input
Receiver Output. Enabled when G = high OR G = low. Y1 will be logic high if A1 > B1 by 200mV, and low if
3
Y1
A1 < B1 by 200mV. It will be logic high if A1 and B1 remain floating. Otherwise, the state is undetermined.
Y1 goes high impedance when the G = low and G = high.
4
G
Receiver Output Enable High. A logic high on this input enables all receivers. When taken low and G is high,
all receivers are shut down, and the outputs go high impedance.
5
Y2
Receiver Output. Same functionality as Y1.
6
A2
Noninverting Receiver Input
7
B2
Inverting Receiver Input
8
GND Ground
9
B3
Inverting Receiver Input
10
A3
Noninverting Receiver Input
11
Y3
Receiver Output. Same functionality as Y1.
12
G
Receiver Output Enable Low. A logic low on this pin enables all receivers. When G = high and G = low, all
receivers are shut down, and the outputs go high impedance.
13
Y4
Receiver Output. Same functionality as Y1.
14
A4
Noninverting Receiver Input
15
B4
Inverting Receiver Input
16
VCC
Positive Supply
6 _______________________________________________________________________________________
Share Link: