ARM9TDMI データシートの表示（PDF） - Unspecified

部品番号

コンポーネント説明

メーカー

ARM9TDMI

ARM9TDMI Processor Core

Unspecified 

List of Tables

ARM9TDMI Technical Reference Manual

Table 2-1

Table 3-1

Table 3-2

Table 3-3

Table 3-4

Table 3-5

Table 3-6

Table 4-1

Table 5-1

Table 5-2

Table 5-3

Table 5-4

Table 5-5

Table 5-6

Table 6-1

Table 7-1

Table 7-2

Table 7-3

Table 8-1

Table A-1

Table A-2

Table A-3

ARM DDI 0180A

Change History ............................................................................................................. ii

ARM9TDMI implementation option ........................................................................... 2-2

InMREQ and ISEQ encoding .................................................................................... 3-5

Endian effect on instruction position ......................................................................... 3-7

DnMREQ and DSEQ encoding ................................................................................. 3-8

DMAS[1:0] encoding ................................................................................................. 3-9

Endian effects for 16-bit data fetches ...................................................................... 3-12

Endian effects for 8-bit data fetches ........................................................................ 3-12

Handshake signals .................................................................................................... 4-7

Public instructions ................................................................................................... 5-13

ID code register ....................................................................................................... 5-19

Scan chain number allocation ................................................................................. 5-20

ARM9TDMI EmbeddedICE macrocell register map ................................................ 5-36

Watchpoint control register for data comparison bit functions ................................. 5-39

Watchpoint control register for instruction comparison bit functions ....................... 5-41

Scan chain 0 bit order ............................................................................................... 6-3

Symbols used in tables ............................................................................................. 7-2

Instruction cycle bus times ........................................................................................ 7-2

Data bus instruction times ......................................................................................... 7-4

ARM9TDMI timing parameters ................................................................................ 8-14

Instruction memory interface signals ......................................................................... A-2

Data memory interface signals .................................................................................. A-3

Coprocessor interface signals ................................................................................... A-5

Copyright © 2000 ARM Limited. All rights reserved.

vii

Share Link: