TTB28F008CV-T80 データシートの表示（PDF） - Intel
部品番号
コンポーネント説明
メーカー
TTB28F008CV-T80 Datasheet PDF : 55 Pages
| |||
2-MBIT SmartVoltage BOOT BLOCK FAMILY
E
4.14 AC Characteristics—CE#-Controlled Write Operations(1, 11)—
Extended Temperature
Prod
TBV-80
TBV-80
TBE-120
Sym
Parameter
VCC 3.3 ±0.3 V(9) 5 V±10%(10) Unit
Load
50 pF
100 pF
Notes Min Max Min Max
tAVAV
tPHEL
Write Cycle Time
RP# High Recovery to CE# Going Low
110
80
ns
0.8
0.45
µs
tWLEL
WE# Setup to CE# Going Low
0
0
ns
tPHHEH Boot Block Lock Setup to CE# Going High
6,8 200
100
ns
tVPEH
VPP Setup to CE# Going High
5,8 200
100
ns
tAVEH
Address Setup to CE# Going High
90
60
ns
tDVEH
Data Setup to CE# Going High
3
70
60
ns
tELEH
CE# Pulse Width
4
90
60
ns
tEHDX
Data Hold Time from CE# High
0
0
ns
tEHAX
Address Hold Time from CE# High
4
0
0
ns
tEHWH
WE# Hold Time from CE# High
3
0
0
ns
tEHEL
CE# Pulse Width High
20
20
ns
tEHQV1 Word/Byte Program Time
2,5
6
6
µs
tEHQV2 Erase Duration (Boot)
2,5,6 0.3
0.3
s
tEHQV3 Erase Duration (Param)
2,5
0.3
0.3
s
tEHQV4 Erase Duration (Main)
2,5
0.6
0.6
s
tQVVL
VPP Hold from Valid SRD
5,8
0
0
ns
tQVPH
RP# VHH Hold from Valid SRD
6,8
0
0
ns
tPHBR
Boot-Block Lock Delay
7,8
200
100 ns
NOTES:
See AC Characteristics—WE#-Controlled Write Operations for notes 1 through 10.
11. Chip-Enable controlled writes: write operations are driven by the valid combination of CE# and WE# in systems where CE#
defines the write pulse-width (within a longer WE# timing waveform), all set-up, hold and inactive WE# times should be
measured relative to the CE# waveform.
52
SEE NEW DESIGN RECOMMENDATIONS
Share Link: 