28F256L30 データシートの表示（PDF） - Numonyx -> Micron
部品番号
コンポーネント説明
メーカー
28F256L30 Datasheet PDF : 102 Pages
| |||
Numonyx™ StrataFlash® Wireless Memory (L30)
Figure 15: Continuous Burst Read, showing an Output Delay Timing
CLK [C]
Address [A]
ADV# [V]
CE# [E]
R301
R302
R306
R2
R101
R106
R105
R303
R102
R3
R304
R304
R304
OE# [G]
R15
R307
R312
WAIT [T]
Data [D/Q]
R304
R4
R7
R305
R305
R305
R305
Notes:
1.
WAIT is driven per OE# assertion during synchronous array or non-array read. WAIT asserted during initial latency and
deasserted during valid data (RCR[10] = 0 Wait asserted low).
2.
At the end of Word Line; the delay incurred when a burst access crosses a 16-word boundary and the starting address is
not 4-word boundary aligned.
Figure 16: Synchronous Burst-Mode Four-Word Read Timing
CLK [C]
Address [A]
ADV# [V]
R302
R301 R306
R101
A
R105
R102
R106
Latency Count
R2
R303
R3
R8
CE# [E]
R9
OE# [G]
R15
R307
R17
WAIT [T]
Data [D/Q]
R4
R7
R304
R304
R305
Q0
Q1
R10
Q2
Q3
Note: WAIT is driven per OE# assertion during synchronous array or non-array read. WAIT asserted during initial latency and
deasserted during valid data (RCR[10] = 0 Wait asserted low).
November 2007
Order Number: 251903-11
Datasheet
31
Share Link: 