DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

73S8014RN データシートの表示(PDF) - Teridian Semiconductor Corporation

部品番号
コンポーネント説明
メーカー
73S8014RN
TERIDIAN
Teridian Semiconductor Corporation TERIDIAN
73S8014RN Datasheet PDF : 28 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
73S8014RN Data Sheet
DS_8014RN_014
Symbol
Parameter
Condition
Min
Interface Requirements – Data Signals: I/O and Host Interfaces: I/OUC.
ISHORTL, ISHORTH, and VINACT requirements do not pertain to I/OUC.
Output level, high (I/OUC)
VOH
IOH =0
IOH = -40μA
IOH =0
0.9 VDD
0.75 VDD
0.9 VCC
Output level, high (I/O)
IOH = -40μA (VCC =
3/5V)
0.75 VCC
Output level, low (I/OUC)
VOL
Output level, low (I/O)
IOL=1mA
Vcc = 5V
Vcc = 3V
Input level, high (I/OUC)
VIH
Input level, high (I/O)
0.6 VDD
0.6 VCC
Input level, low
VIL
Input level, low (I/O)
-0.3
Vcc = 5V, 3V
-0.3
VINACT
ILEAK
IIL
ISHORTL
Output voltage when outside
of session
Input leakage
Input current, low
Short circuit output current
IOL = 0
IOL = 1mA
VIH = VCC
VIL = 0
For output low,
shorted to VCC
through 33 Ω
ISHORTH
Short circuit output current
For output high,
shorted to ground
through 33 Ω
tR, tF
Output rise time, fall times
CL = 80pF, 10% to
90%.
tIR, tIF
Input rise, fall times
RPU
Internal pull-up resistor
Output stable for
>400ns
8
FDMAX
Maximum data rate
TFDIO
TRDIO
Delay, I/O to I/OUC, I/OUC to
I/O, (respectively falling edge
to falling edge and rising
edge to rising edge)
Edge from master to
slave, measured at
50%
60
CIN
Input capacitance
Nom
11
100
15
Max
VDD+0.1
VDD+0.1
VCC+0.1
VCC+0.1
0.3
0.45
0.2
VDD+0.30
VCC+0.30
0.8
0.8
0.1
0.3
10
0.65
15
15
100
1
14
1
200
10
Unit
V
V
V
V
V
V
V
V
V
V
V
V
V
μA
mA
mA
mA
ns
μs
kΩ
MHz
ns
ns
pF
10
Rev. 1.0

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]