DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

AD9515(Rev0) データシートの表示(PDF) - Analog Devices

部品番号
コンポーネント説明
メーカー
AD9515 Datasheet PDF : 28 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
AD9515
TIMING CHARACTERISTICS
CLK input slew rate = 1 V/ns or greater.
Table 3.
Parameter
LVPECL
Output Rise Time, tRP
Output Fall Time, tFP
PROPAGATION DELAY, tPECL, CLK-TO-LVPECL OUT
Divide = 1
Divide = 2 − 32
Variation with Temperature
OUTPUT SKEW, LVPECL OUTPUT
LVPECL OUT Across Multiple Parts, tSKP_AB31
LVDS
Output Rise Time, tRL
Output Fall Time, tFL
PROPAGATION DELAY, tLVDS, CLK-TO-LVDS OUT
OUT3 to OUT4
Divide = 1
Divide = 2 − 32
Variation with Temperature
OUTPUT SKEW, LVDS OUTPUT
LVDS OUT Across Multiple Parts, tSKV_AB1
CMOS
Output Rise Time, tRC
Output Fall Time, tFC
PROPAGATION DELAY, tCMOS, CLK-TO-CMOS OUT
Divide = 1
Divide = 2 − 32
Variation with Temperature
OUTPUT SKEW, CMOS OUTPUT
CMOS OUT Across Multiple Parts, tSKC_AB1
LVPECL-TO-LVDS OUT
Output Delay, tSKP_V
LVPECL-TO-CMOS OUT
Output Delay, tSKP_C
DELAY ADJUST (OUT2; LVDS AND CMOS)
S0 = 1/3
Zero Scale Delay Time2
Zero Scale Variation with Temperature
Full Scale Time Delay2
Full Scale Variation with Temperature
S0 = 2/3
Zero Scale Delay Time2
Zero Scale Variation with Temperature
Full Scale Time Delay2
Full Scale Variation with Temperature
Min Typ
60
60
Max Unit Test Conditions/Comments
Termination = 50 Ω to VS − 2 V
100 ps
20% to 80%, measured differentially
100 ps
80% to 20%, measured differentially
355 480
395 530
0.5
635 ps
710 ps
ps/°C
125 ps
200 350 ps
210 350 ps
Termination = 100 Ω differential
20% to 80%, measured differentially
80% to 20%, measured differentially
Delay off on OUT4
1.00 1.25
1.05 1.30
0.9
650
650
1.10 1.45
1.15 1.50
1
700 970
0.88 1.14
1.55
1.60
230
865
990
1.75
1.80
300
1150
1.43
ns
ns
ps/°C
ps
ps
ps
ns
ns
ps/°C
ps
ps
ns
Delay off on OUT4
B outputs are inverted; termination = open
20% to 80%; CLOAD = 3 pF
80% to 20%; CLOAD = 3 pF
Delay off on OUT4
Delay off on OUT4
Everything the same; different logic type
LVPECL to LVDS on same part
Everything the same; different logic type
LVPECL to CMOS on same part
0.34
0.20
1.7
−0.38
0.45
0.31
5.9
−1.3
ns
ps/°C
ns
ps/°C
ns
ps/°C
ns
ps/°C
Rev. 0 | Page 4 of 28

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]