AD9627ABCPZ-150 データシートの表示（PDF） - Analog Devices

部品番号

コンポーネント説明

メーカー

AD9627ABCPZ-150

12-Bit, 80 MSPS/105 MSPS/125 MSPS/150 MSPS, 1.8 V Dual Analog-to-Digital Converter

Analog Devices 

AD9627

Pin No.

Mnemonic

Digital Input

52

SYNC

Digital Outputs

14

D0A (LSB)

15

D1A

16

D2A

17

D3A

18

D4A

19

D5A

22

D6A

23

D7A

25

D8A

26

D9A

27

D10A

28

D11A (MSB)

60

D0B (LSB)

61

D1B

62

D2B

63

D3B

2

D4B

3

D5B

4

D6B

5

D7B

6

D8B

7

D9B

8

D10B

9

D11B (MSB)

11

DCOA

10

DCOB

SPI Control

48

SCLK/DFS

47

SDIO/DCS

51

CSB

Signal Monitor Port

33

SMI SDO/OEB

35

SMI SDFS

34

SMI SCLK/PDWN

Type

Input

Output

Output

Output

Output

Output

Output

Output

Output

Output

Output

Output

Output

Output

Output

Output

Output

Output

Output

Output

Output

Output

Output

Output

Output

Output

Output

Input

Input/Output

Input

Input/Output

Output

Input/Output

Description

Digital Synchronization Pin. Slave mode only.

Channel A CMOS Output Data.

Channel A CMOS Output Data.

Channel A CMOS Output Data.

Channel A CMOS Output Data.

Channel A CMOS Output Data.

Channel A CMOS Output Data.

Channel A CMOS Output Data.

Channel A CMOS Output Data.

Channel A CMOS Output Data.

Channel A CMOS Output Data.

Channel A CMOS Output Data.

Channel A CMOS Output Data.

Channel B CMOS Output Data.

Channel B CMOS Output Data.

Channel B CMOS Output Data.

Channel B CMOS Output Data.

Channel B CMOS Output Data.

Channel B CMOS Output Data.

Channel B CMOS Output Data.

Channel B CMOS Output Data.

Channel B CMOS Output Data.

Channel B CMOS Output Data.

Channel B CMOS Output Data.

Channel B CMOS Output Data.

Channel A Data Clock Output.

Channel B Data Clock Output.

SPI Serial Clock/Data Format Select Pin in External Pin Mode.

SPI Serial Data I/O/Duty Cycle Stabilizer Pin in External Pin Mode.

SPI Chip Select (Active Low).

Signal Monitor Serial Data Output/Output Enable Input (Active Low) in External Pin Mode.

Signal Monitor Serial Data Frame Sync.

Signal Monitor Serial Clock Output/Power-Down Input in External Pin Mode.

Rev. B | Page 17 of 76

Share Link: