AD9923A(Rev0) データシートの表示（PDF） - Analog Devices

部品番号

コンポーネント説明

メーカー

AD9923A
(Rev.:Rev0)

CCD Signal Processor with V-Driver and Precision Timing™ Generator

Analog Devices 

HD

HBLK

HBLKTOGE1

HBLKTOGE2

BLANK

BLANK

BASIC HBLK PULSE IS GENERATED USING HBLKTOGE1 AND HBLKTOGE2 REGISTERS (HBLKALT = 0)

Figure 26. Typical Horizontal Blanking (HBLK) Pulse Placement

HD

HBLK

HL/H1/H3

H1/H3

H2/H4

THE POLARITY OF HL/H1/H3 DURING BLANKING ARE INDEPENDENTLY PROGRAMMABLE

(H2/H4 IS OPPOSITE POLARITY OF H1/H3)

Figure 27. HBLK Masking Polarity Control

AD9923A

...

...

HBLK

HBLKTOGE1

HBLKTOGE2

HBLKTOGE4

HBLKTOGE3

HBLKTOGE6

HBLKTOGE5

HL/H1/H3

H2/H4

SPECIAL H-BLANK PATTERN IS CREATED USING MULTIPLE HBLK TOGGLE POSITIONS (HBLKALT = 0)

Figure 28. Using Multiple Toggle Positions for HBLK (HBLKALT = 0)

Rev. 0 | Page 21 of 88

Share Link: