DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

ADF4150BCPZ-RL7 データシートの表示(PDF) - Analog Devices

部品番号
コンポーネント説明
メーカー
ADF4150BCPZ-RL7
ADI
Analog Devices ADI
ADF4150BCPZ-RL7 Datasheet PDF : 28 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
ADF4150
Data Sheet
Parameter
RF OUTPUT CHARACTERISTICS
Minimum Output Frequency Using RF
Output Dividers
Maximum RFIN Frequency Using RF
Output Dividers
Harmonic Content (Second)
Harmonic Content (Third)
Harmonic Content (Second)
Harmonic Content (Third)
Output Power 3
Min
31.25
Output Power Variation
Level of Signal With RF Mute Enabled
NOISE CHARACTERISTICS
Normalized Phase Noise Floor
(PNSYNTH)4
Normalized 1/f Noise (PN1_f)5
Normalized Phase Noise Floor
(PNSYNTH)4
Normalized 1/f Noise (PN1_f)5
B Version
Typ
−19
−13
−20
−10
−4
+5
±1
−40
−223
−123
−222
−119
Max Unit
MHz
4400 MHz
dBc
dBc
dBc
dBc
dBm
dBm
dB
dBm
dBc/Hz
dBc/Hz
dBc/Hz
dBc/Hz
Conditions/Comments
500 MHz VCO input and divide-by-16 selected
Fundamental VCO output
Fundamental VCO output
Divided VCO output
Divided VCO output
Maximum setting
Minimum setting
PLL loop BW = 500 kHz (ABP = 3 ns)
10 kHz offset. Normalized to 1 GHz. (ABP = 3 ns)
PLL loop BW = 500 kHz (ABP = 6 ns); low noise
mode selected
10 kHz offset; normalized to 1 GHz; (ABP = 6 ns);
low noise mode selected
Spurious Signals Due to PFD
Frequency6
−90
dBc
VCO output
−75
dBc
RF output buffers
1 AC coupling ensures AVDD/2 bias.
2 TA = 25°C; AVDD = DVDD = 3.3 V; prescaler = 8/9; fREFIN = 100 MHz; fPFD = 26 MHz; fRF = 1.7422 GHz.
3 Using a tuned load.
4 The synthesizer phase noise floor is estimated by measuring the in-band phase noise at the output of the VCO and subtracting 20 log N (where N is the N divider
value) and 10 log FPFD. PNSYNTH = PNTOT − 10logFPFD − 20logN.
5 The PLL phase noise is composed of 1/f (flicker) noise plus the normalized PLL noise floor. The formula for calculating the 1/f noise contribution at an RF frequency (FRF)
and at a frequency offset (f) is given by PN = P1_f + 10log(10 kHz/f) + 20log(FRF/1 GHz). Both the normalized phase noise floor and flicker noise are modeled in ADIsimPLL.
6 Spurious measured on EVAL-ADF4150EB1Z, using a Rohde & Schwarz FSUP signal source analyzer.
Rev. A | Page 4 of 28

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]