AD7805 データシートの表示（PDF） - Analog Devices

部品番号

コンポーネント説明

メーカー

AD7805

+3.3 V to +5 V Quad/Octal 10-Bit DACs

Analog Devices 

Table VII shows the twos complement transfer function for the

Sub DAC. Figure 23 shows the Sub DAC transfer function for

twos complement coding. Any Sub DAC output voltage can be

expressed as:

VOUT" = VBIAS/16 × (NB/256)

where NB is the decimal equivalent of the twos complement

input code. NB ranges from –128 to +127.

Table VII. Twos Complement Code Table for Sub DAC

Digital Input

MSB . . . LSB

01111111

01111111

00000001

00000000

11111111

10000001

10000000

Analog Input

(VBIAS/16) × (127/256)

(VBIAS/16) × (126/256)

(VBIAS/16) × (1/256)

0

(–VBIAS/16) × (1/256)

(–VBIAS/16) × (127/256)

(–VBIAS/16) × (128/256)

127

256

؋VB1I6AS

0

128 ؋VBIAS

256 16

DAC INPUT CODE 80 81

FF 00 01

7E 7F

Figure 23. Sub DAC Output Voltage vs. DAC Input Codes

(HEX) for Twos Complement Coding

The total output for a single channel when using twos comple-

ment coding is the sum of the voltage from the Main DAC and

the Sub DAC.

VOUT = VOUT' + VOUT"

= VBIAS + 1.875 × VBIAS × (NA/1024) + VBIAS/16 × (NB/256)

= VBIAS × (1 + 1.875 × NA/1024 + NB/4096)

where NA ranges from –512 to +511 and NB ranges from –128 to

+127. Figure 28 shows a pictorial view of the transfer function for

any DAC.

AD7804/AD7805/AD7808/AD7809

Configuring the AD7805/AD7809 for Twos Complement Coding

Figure 24 shows a typical configuration for the AD7805/AD7809.

The circuit can be used for either 3.3 V or 5 V operation and uses

the internal VDD/2 as the reference for the part and 10-bit paral-

lel interfacing is used. The following are the steps required to

operate the Main DACs in this part.

+3.3V/+5V

10␮F

0.1␮F

0.1␮F

0.01␮F

0.01␮F

AVDD DVDD

COMP

REFIN

REFOUT

A2*

A0 AD7805/

A1

AD7809 VOUTA

DIGITAL

D9

INTERFACE

D0

VOUTB

DVDD

MODE

CS

WR

CLR

LDAC

DGND

VOUTC

VOUTD

AGND

*USED ON THE

AD7809 ONLY

Figure 24. Typical Configuration for AD7805/AD7809

System Control Register Write:

MODE = 0, address inputs (A2, A1, A0) are don’t cares.

Write 020 Hex Configure part for 10-bit parallel, twos

complement coding, normal operation

Channel Control Register Write:

MODE = 0, address inputs (A2, A1, A0) select desired channel.

Write 011 Hex

Internal VDD/2 selected as VBIAS for

DAC, and any DAC data writes that

follow are to the Main DAC.

DAC Data Register Write:

MODE = 1, address inputs (A2, A1, A0) select desired channel.

Write XXX Hex With MODE = 1 all data writes are to

the selected DAC. XXX is the required

data. 200 Hex will give zero scale and 1FF

Hex will give full scale from the DAC.

REV. A

–17–

Share Link: