C8051F363 データシートの表示（PDF） - Silicon Laboratories

部品番号

コンポーネント説明

メーカー

C8051F363

Mixed Signal ISP Flash MCU Family

Silicon Laboratories 

C8051F360/1/2/3/4/5/6/7/8/9

17. Port Input/Output

Table 17.1. Port I/O DC Electrical Characteristics . . . . . . . . . . . . . . . . . . . . . . . . 201

18. SMBus

Table 18.1. SMBus Clock Source Selection .......................................................... 206

Table 18.2. Minimum SDA Setup and Hold Times ................................................ 207

Table 18.3. Sources for Hardware Changes to SMB0CN ..................................... 211

Table 18.4. SMBus Status Decoding ..................................................................... 217

19. UART0

Table 19.1. Timer Settings for Standard Baud Rates

Using The Internal 24.5 MHz Oscillator .............................................. 227

Table 19.2. Timer Settings for Standard Baud Rates

Using an External 25.0 MHz Oscillator ............................................... 228

Table 19.3. Timer Settings for Standard Baud Rates

Using an External 22.1184 MHz Oscillator ......................................... 229

Table 19.4. Timer Settings for Standard Baud Rates

Using an External 18.432 MHz Oscillator ........................................... 230

Table 19.5. Timer Settings for Standard Baud Rates

Using an External 11.0592 MHz Oscillator ......................................... 231

Table 19.6. Timer Settings for Standard Baud Rates

Using an External 3.6864 MHz Oscillator ........................................... 232

Table 19.7. Timer Settings for Standard Baud Rates Using the PLL .................... 233

Table 19.8. Timer Settings for Standard Baud Rates Using the PLL .................... 233

20. Enhanced Serial Peripheral Interface (SPI0)

Table 20.1. SPI Slave Timing Parameters ............................................................ 246

21. Timers

22. Programmable Counter Array

Table 22.1. PCA Timebase Input Options ............................................................. 265

Table 22.2. PCA0CPM Register Settings for PCA Capture/Compare Modules .... 267

Table 22.3. Watchdog Timer Timeout Intervals ..................................................... 275

23. Revision Specific Behavior

24. C2 Interface

Rev. 1.0

13

Share Link: