C8051F385 データシートの表示（PDF） - Silicon Laboratories

部品番号

コンポーネント説明

メーカー

C8051F385

Full Speed USB Flash MCU Family

Silicon Laboratories 

C8051F380/1/2/3/4/5/6/7/C

USB Register Definition 21.19. EENABLE: USB0 Endpoint Enable ........................... 197

USB Register Definition 21.20. EINCSRL: USB0 IN Endpoint Control Low ............... 199

USB Register Definition 21.21. EINCSRH: USB0 IN Endpoint Control High .............. 200

USB Register Definition 21.22. EOUTCSRL: USB0 OUT Endpoint Control Low Byte 202

USB Register Definition 21.23. EOUTCSRH: USB0 OUT Endpoint Control High Byte ....

203

USB Register Definition 21.24. EOUTCNTL: USB0 OUT Endpoint Count Low ......... 203

USB Register Definition 21.25. EOUTCNTH: USB0 OUT Endpoint Count High ........ 204

SFR Definition 22.1. SMB0CF: SMBus Clock/Configuration ...................................... 211

SFR Definition 22.2. SMB1CF: SMBus Clock/Configuration ...................................... 212

SFR Definition 22.3. SMBTC: SMBus Timing Control ................................................ 213

SFR Definition 22.4. SMB0CN: SMBus Control .......................................................... 215

SFR Definition 22.5. SMB1CN: SMBus Control .......................................................... 216

SFR Definition 22.6. SMB0ADR: SMBus0 Slave Address .......................................... 218

SFR Definition 22.7. SMB0ADM: SMBus0 Slave Address Mask ................................ 219

SFR Definition 22.8. SMB1ADR: SMBus1 Slave Address .......................................... 219

SFR Definition 22.9. SMB1ADM: SMBus1 Slave Address Mask ................................ 220

SFR Definition 22.10. SMB0DAT: SMBus Data .......................................................... 221

SFR Definition 22.11. SMB1DAT: SMBus Data .......................................................... 222

SFR Definition 23.1. SCON0: Serial Port 0 Control .................................................... 237

SFR Definition 23.2. SBUF0: Serial (UART0) Port Data Buffer .................................. 238

SFR Definition 24.1. SCON1: UART1 Control ............................................................ 245

SFR Definition 24.2. SMOD1: UART1 Mode .............................................................. 246

SFR Definition 24.3. SBUF1: UART1 Data Buffer ...................................................... 247

SFR Definition 24.4. SBCON1: UART1 Baud Rate Generator Control ...................... 248

SFR Definition 24.5. SBRLH1: UART1 Baud Rate Generator High Byte ................... 248

SFR Definition 24.6. SBRLL1: UART1 Baud Rate Generator Low Byte ..................... 249

SFR Definition 25.1. SPI0CFG: SPI0 Configuration ................................................... 257

SFR Definition 25.2. SPI0CN: SPI0 Control ............................................................... 258

SFR Definition 25.3. SPI0CKR: SPI0 Clock Rate ....................................................... 259

SFR Definition 25.4. SPI0DAT: SPI0 Data ................................................................. 259

SFR Definition 26.1. CKCON: Clock Control .............................................................. 264

SFR Definition 26.2. CKCON1: Clock Control 1 ......................................................... 265

SFR Definition 26.3. TCON: Timer Control ................................................................. 270

SFR Definition 26.4. TMOD: Timer Mode ................................................................... 271

SFR Definition 26.5. TL0: Timer 0 Low Byte ............................................................... 272

SFR Definition 26.6. TL1: Timer 1 Low Byte ............................................................... 272

SFR Definition 26.7. TH0: Timer 0 High Byte ............................................................. 273

SFR Definition 26.8. TH1: Timer 1 High Byte ............................................................. 273

SFR Definition 26.9. TMR2CN: Timer 2 Control ......................................................... 278

SFR Definition 26.10. TMR2RLL: Timer 2 Reload Register Low Byte ........................ 279

SFR Definition 26.11. TMR2RLH: Timer 2 Reload Register High Byte ...................... 279

SFR Definition 26.12. TMR2L: Timer 2 Low Byte ....................................................... 279

SFR Definition 26.13. TMR2H Timer 2 High Byte ....................................................... 280

SFR Definition 26.14. TMR3CN: Timer 3 Control ....................................................... 285

14

Rev. 1.4

Share Link: