DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

CS5102A(1995) データシートの表示(PDF) - Cirrus Logic

部品番号
コンポーネント説明
メーカー
CS5102A
(Rev.:1995)
Cirrus-Logic
Cirrus Logic Cirrus-Logic
CS5102A Datasheet PDF : 40 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
CS5101A
SWITCHING CHARACTERISTICS (TA = TMIN to TMAX; VA+, VD+ = 5V ± 10%;
VA-, VD- = -5V ± 10%; Inputs: Logic 0 = 0V, Logic 1 = VD+; CL = 50 pF)
Parameter
Symbol Min
Typ
Max Units
CLKIN Period
CLKIN Low Time
CLKIN High Time
Crystal Frequency
SLEEP Rising to Oscillator Stable
RST Pulse Width
RST to STBY Falling
RST Rising to STBY Rising
CH1/2 Edge to TRK1, TRK2 Rising
CH1/2 Edge to TRK1, TRK2 Falling
HOLD to SSH Falling
HOLD to TRK1, TRK2, Falling
HOLD to TRK1, TRK2, SSH Rising
HOLD Pulse Width
HOLD to CH1/2 Edge
HOLD Falling to CLKIN Falling
(Note 4)
-8
-16
(Note 13)
-8
-16
(Note 14)
(Note 15)
(Note 15)
(Note 16)
(Note 16)
(Note 16)
(Note 17)
(Note 16)
(Note 17)
tclk
tclk
tclkl
tclkh
fxtal
fxtal
-
trst
tdrrs
tcal
tdrsh1
tdfsh4
tdfsh2
tdfsh1
tdrsh
thold
tdhlri
thcf
108
-
10,000 ns
250
-
10,000 ns
37.5
-
-
ns
37.5
-
-
ns
2.0
-
9.216 MHz
2.0
-
4.0 MHz
-
2
-
ms
150
-
-
ns
-
100
-
ns
- 11,528,160 -
tclk
-
80
-
ns
-
- 68tclk+260 ns
-
60
ns
66tclk
- 68tclk+260 ns
-
120
-
ns
1tclk+20
-
63tclk
ns
15
-
64tclk
ns
95
-
1tclk+10 ns
Notes: 13. External loading capacitors are required to allow the crystal to oscillate. Maximum crystal frequency
is 8.0 MHz in FRN mode (100 kHz sample rate).
14. With a 8 MHz crystal, two 10 pF loading capacitors and a 10 Mparallel resistor (see Figure 8).
15. These times are for FRN mode.
16. SSH only works correctly if HOLD falling edge is within +15 to +30 ns of CH1/2 edge or if CH1/2 edge
occurs after HOLD rises to 64 tclk after HOLD has fallen. These times are for PDT and RBT modes.
17. When HOLD goes low, the analog sample is captured immediately. To start conversion, HOLD must
be latched by a falling edge of CLKIN. Conversion will begin on the next rising edge of CLKIN after
HOLD is latched. If HOLD is operated synchronous to CLKIN, the HOLD pulse width may be as
narrow as 150 ns for all CLKIN frequencies if CLKIN falls 95 ns after HOLD falls. This
ensures that the HOLD pulse will meet the minimum specification for thcf.
4
DS45F2

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]