CS51031GD8(2001) データシートの表示（PDF） - ON Semiconductor

部品番号

コンポーネント説明

メーカー

CS51031GD8
(Rev.:2001)

Fast PFET Buck Controller

ON Semiconductor 

CS51031

Startup

The CS51031 has an externally programmable soft start

feature that allows the output voltage to come up slowly,

preventing voltage overshoot on the output.

At startup, the voltage on all pins is zero. As VCC rises, the

VC voltage along with the internal resistor RG keeps the

PFET off. As VCC and VC continue to rise, the oscillator

capacitor (COSC ) and the Soft Start/Fault Timing capacitor

(CS) charges via internal current sources. COSC gets charged

by the current source IC and CS gets charged by the IT source

combination described by:

ǒ Ǔ ICS + IT *

IT

55

)

IT

5

The internal Holdoff Comparator ensures that the external

PFET is off until VCS > 0.7 V, preventing the GATE flip–flop

(F2) from being set. This allows the oscillator to reach its

operating frequency before enabling the drive output. Soft

start is obtained by clamping the VFB comparator’s (A6)

reference input to approximately 1/2 of the voltage at the CS

pin during startup, permitting the control loop and the output

voltage to slowly increase. Once the CS pin charges above

the Holdoff Comparator trip point of 0.7 V, the low feedback

to the VFB Comparator sets the GATE flip–flop during

COSC’s charge cycle. Once the GATE flip–flop is set, VGATE

goes low and turns on the PFET. When VCS exceeds 2.3 V,

the CS charge sense comparator (A4) sets the VFB

comparator reference to 1.25 V completing the startup cycle.

Lossless Short Circuit Protection

The CS51031 has “lossless” short circuit protection since

there is no current sense resistor required. When the voltage

at the CS pin (the fault timing capacitor voltage ) reaches

2.5 V during startup, the fault timing circuitry is enabled by

A2. During normal operation the CS voltage is 2.6 V. During

a short circuit or a transient condition, the output voltage

moves lower and the voltage at VFB drops. If VFB drops

below 1.15 V, the output of the fault comparator goes high

and the CS51031 goes into a fast discharge mode. The fault

timing capacitor, CS, discharges to 2.4 V. If the VFB voltage

is still below 1.15 V when the CS pin reaches 2.4 V, a valid

fault condition has been detected. The slow discharge

comparator output goes high and enables gate G5 which sets

the slow discharge flip flop. The VGATE flip flop resets and

the output switch is turned off. The fault timing capacitor is

slowly discharged to 1.5 V. The CS51031 then enters a

normal startup routine. If the fault is still present when the

fault timing capacitor voltage reaches 2.5 V, the fast and

slow discharge cycles repeat as shown in figure 3.

If the VFB voltage is above 1.15 V when CS reaches 2.4 V

a fault condition is not detected, normal operation resumes

and CS charges back to 2.6 V. This reduces the chance of

erroneously detecting a load transient as a fault condition.

2.6 V

VCS 2.4 V

1.5 V

0.7 V

0V

VGATE

1.25 V

1.15 V

VFB

S1

TSTART

START

S2 S1

NORMAL OPERATION

S2

S3

S3

S1

S2

S3

S3

td1

tFAULT

tRESTART td2

tFAULT

FAULT

2.5 V

0V

Figure 3. Voltage on Start Capacitor (VGS), the Gate (VGATE), and in the

Feedback Loop (VFB), During Startup, Normal and Fault Conditions.

http://onsemi.com

5

Share Link: