DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

CS61584A データシートの表示(PDF) - Cirrus Logic

部品番号
コンポーネント説明
メーカー
CS61584A
Cirrus-Logic
Cirrus Logic Cirrus-Logic
CS61584A Datasheet PDF : 54 Pages
First Prev 21 22 23 24 25 26 27 28 29 30 Next Last
DS261PP5
CS61584A
Latched-LOS: Set high on the rising edge of the
loss of signal condition. Reading the Status register
clears the Latched-LOS bit and deactivates the INT
pin. Refer to the timing diagram in Figure 18.
AIS: Set high while the alarm indication signal is
detected. Reading the Status register does not clear
the AIS bit. An AIS interrupt is generated only on
the falling edge of the AIS alarm condition. The
Latched-AIS bit generates an interrupt on the rising
edge of AIS. Refer to the timing diagram in
Figure 18.
Status Register (Channel 1)
Serial Port Address: 0x10; Parallel Port Address: 0xY0
Bit
Description
Definition
1
0
7 LOS1
LOS currently detected
no LOS
6 Latched-LOS1
LOS event since last read
no LOS
5 AIS1
AIS currently detected
no AIS
4 Latched-AIS1
AIS event since last read
no AIS
3 Latched-BPV1
BPV event since last read
no BPV
2 Latched-Overflow1 Pulse overflow since last read no overflow
1 Latched-Reset
Reset event since last read
no reset
0 Interrupt1
Interrupt event since last read no interrupt
Status Register (Channel 2)
Serial Port Address: 0x11; Parallel Port Address: 0xY1
Bit
Description
Definition
1
0
7 LOS2
LOS currently detected
no LOS
6 Latched-LOS2
LOS event since last read
no LOS
5 AIS2
AIS currently detected
no AIS
4 Latched-AIS2
AIS event since last read
no AIS
3 Latched-BPV2
BPV event since last read
no BPV
2 Latched-Overflow2 Pulse overflow since last read no overflow
1 Latched-CLKLOST TCLK or REFCLK absent
TCLK and REFCLK present
0 Interrupt2
Interrupt event since last read no interrupt
Table 5. Status Registers
Reset
Value
1
1
0
0
0
0
1
1
Reset
Value
1
1
0
0
0
0
0
1
AIS/LOS Currently Active
(AIS/LOS bit & AIS/LOS pin)
"Short" AIS/LOS event
"Long" AIS/LOS event
Latched LOS
(Latch AIS/LOS bit)
Interrupt
(INT)
Read AIS/LOS bits
Set by start
of AIS/LOS
Set by Change
of AIS/LOS
Cleared by read
Cleared by read
Figure 18. Alarm Indication Event Relationships
24
DDS2S6216P1PF15

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]