M28W320FCT データシートの表示（PDF） - STMicroelectronics

部品番号

コンポーネント説明

メーカー

M28W320FCT

32 Mbit (2Mb x16, Boot Block) 3V Supply Flash Memory

STMicroelectronics 

Status Register

6

Status Register

M28W320FCT, M28W320FCB

The Status Register provides information on the current or previous Program or Erase

operation. The various bits convey information and errors on the operation. To read the

Status register the Read Status Register command can be issued, refer to Read Status

Register Command section. To output the contents, the Status Register is latched on the

falling edge of the Chip Enable or Output Enable signals, and can be read until Chip Enable

or Output Enable returns to VIH. Either Chip Enable or Output Enable must be toggled to

update the latched data.

Bus Read operations from any address always read the Status Register during Program and

Erase operations.

The bits in the Status Register are summarized in Table 11: Status Register Bits. Refer to

Table 11 in conjunction with the following text descriptions.

6.1

Program/Erase Controller Status (Bit 7)

The Program/Erase Controller Status bit indicates whether the Program/Erase Controller is

active or inactive. When the Program/Erase Controller Status bit is Low (set to ‘0’), the

Program/Erase Controller is active; when the bit is High (set to ‘1’), the Program/Erase

Controller is inactive, and the device is ready to process a new command.

The Program/Erase Controller Status is Low immediately after a Program/Erase Suspend

command is issued until the Program/Erase Controller pauses. After the Program/Erase

Controller pauses the bit is High.

During Program, Erase, operations the Program/Erase Controller Status bit can be polled to

find the end of the operation. Other bits in the Status Register should not be tested until the

Program/Erase Controller completes the operation and the bit is High.

After the Program/Erase Controller completes its operation the Erase Status, Program

Status, VPP Status and Block Lock Status bits should be tested for errors.

6.2

Erase Suspend Status (Bit 6)

The Erase Suspend Status bit indicates that an Erase operation has been suspended or is

going to be suspended. When the Erase Suspend Status bit is High (set to ‘1’), a

Program/Erase Suspend command has been issued and the memory is waiting for a

Program/Erase Resume command.

The Erase Suspend Status should only be considered valid when the Program/Erase

Controller Status bit is High (Program/Erase Controller inactive). Bit 7 is set within 30µs of

the Program/Erase Suspend command being issued therefore the memory may still

complete the operation rather than entering the Suspend mode.

When a Program/Erase Resume command is issued the Erase Suspend Status bit returns

Low.

28/69

Share Link: