CY7C0430CV データシートの表示（PDF） - Cypress Semiconductor
部品番号
コンポーネント説明
メーカー
CY7C0430CV Datasheet PDF : 37 Pages
| |||
Switching Waveforms (continued)
Bank Select Read[17, 18]
CLK
tCYC2
tCH2
tCL2
tSA
tHA
ADDRESS(B1)
A0
A1
tSC
CE(B1)
tHC
tCD2
A2
tSC tHC tCD2
DATAOUT(B1)
tSA
tHA
ADDRESS(B2)
A0
A1
CE(B2)
tSC
tHC
DATAOUT(B2)
Q0
tDC
A2
tSC
tHC
Read-to-Write-to-Read (OE = VIL)[19, 20, 21, 22]
CLK
tCYC2
tCH2
tCL2
A3
tCKHZ
Q1
tDC
A3
tCD2
tCKLZ
CY7C0430BV
CY7C0430CV
A4
A5
tCD2
tCKLZ
A4
tCKHZ
Q3
A5
tCKHZ
Q2
tCD2
Q4
tCKLZ
CE
tSC
tHC
R/W
tSW
tHW
tSW
tHW
ADDRESS
An
tSA
tHA
DATAIN
An+1
tCD2
An+2
tCKHZ
An+2
tSD tHD
Dn+2
An+3
An+4
tCD2
DATAOUT
Qn
Read
No Operation
Write
tCKLZ
Read
Qn+3
Notes:
17. In this depth expansion example, B1 represents Bank #1 and B2 is Bank #2; Each bank consists of one QuadPort DSE device from this data sheet.
ADDRESS(B1) = ADDRESS(B2).
18. LB = UB = OE = CNTLD = VIL; MRST = CNTRST= MKLD = VIH.
19. Output state (HIGH, LOW, or high-impedance) is determined by the previous cycle control signals.
20. LB = UB = CNTLD = VIL; MRST = CNTRST = MKLD = VIH.
21. Addresses do not have to be accessed sequentially since CNTLD = VIL constantly loads the address on the rising edge of the CLK; numbers are for reference only.
22. During “No Operation,” data in memory at the selected address may be corrupted and should be rewritten to ensure data integrity.
Document #: 38-06027 Rev. *B
Page 14 of 37
Share Link: 