CY7C1021CV26-15BAET(2010) データシートの表示（PDF） - Cypress Semiconductor

部品番号

コンポーネント説明

メーカー

CY7C1021CV26-15BAET
(Rev.:2010)

1-Mbit (64 K × 16) Static RAM

Cypress Semiconductor 

CY7C1021CV26

Switching Waveforms (continued)

Write Cycle No. 1 (CE Controlled)[16, 17]

tWC

ADDRESS

CE

WE

BHE, BLE

DATA I/O

tSA

tSCE

tAW

tPWE

tBW

tSD

Write Cycle No. 2 (BLE or BHE Controlled)

tHA

tHD

tWC

ADDRESS

BHE, BLE

WE

CE

DATA I/O

tSA

tBW

tAW

tPWE

tSCE

tSD

Notes

16. Data I/O is high-impedance if OE or BHE and/or BLE= VIH.

17. If CE goes HIGH simultaneously with WE going HIGH, the output remains in a high-impedance state.

tHA

tHD

Document Number: 38-05589 Rev. *E

Page 8 of 15

[+] Feedback

Share Link: