CY7C1326H データシートの表示（PDF） - Cypress Semiconductor

部品番号

コンポーネント説明

メーカー

CY7C1326H

2-Mbit (128K x 18) Pipelined Sync SRAM

Cypress Semiconductor 

Switching Waveforms (continued)

Write Cycle Timing[17, 18]

CY7C1326H

tCYC

CLK

ADSP

ADSC

ADDRESS

BWE,

BW[A :B]

GW

CE

tCH tCL

tADS tADH

tADS tADH

tAS tAH

A1

A2

Byte write signals are

ignored for first cycle when

ADSP initiates burst

tCES tCEH

ADV

OE

Data In (D)

Data Out (Q)

High-Z

tDS tDH

t

OEHZ

D(A1)

BURST READ

Single WRITE

D(A2)

tWES tWEH

ADSC extends burst

tADS tADH

A3

tWES tWEH

ADV suspends burst

t

ADVS

tADVH

D(A2 + 1)

D(A2 + 1)

D(A2 + 2)

D(A2 + 3)

D(A3)

D(A3 + 1)

D(A3 + 2)

BURST WRITE

Extended BURST WRITE

DON’T CARE

UNDEFINED

Note:

18. Full width Write can be initiated by either GW LOW; or by GW HIGH, BWE LOW and BW[A : B] LOW.

Document #: 38-05675 Rev. *B

Page 11 of 15

[+] Feedback

Share Link: