DS21Q50LN データシートの表示（PDF） - Maxim Integrated
部品番号
コンポーネント説明
メーカー
DS21Q50LN Datasheet PDF : 87 Pages
| |||
DS21Q50
TABLE OF CONTENTS
1. INTRODUCTION ...............................................................................................................................6
2. PIN DESCRIPTION............................................................................................................................9
2.1 PIN FUNCTION DESCRIPTION.........................................................................................................15
2.1.1 System (Backplane) Interface Pins .......................................................................................................15
2.1.2 Alternate Jitter Attenuator ....................................................................................................................16
2.1.3 Clock Synthesizer..................................................................................................................................16
2.1.4 Parallel Port Control Pins....................................................................................................................16
2.1.5 Serial Port Control Pins .......................................................................................................................17
2.1.6 Line Interface Pins................................................................................................................................18
2.1.7 Supply Pins ...........................................................................................................................................18
3. HOST INTERFACE PORT..............................................................................................................20
3.1 PARALLEL PORT OPERATION ........................................................................................................20
3.2 SERIAL PORT OPERATION .............................................................................................................20
3.3 REGISTER MAP .............................................................................................................................23
4. CONTROL, ID, AND TEST REGISTERS.....................................................................................24
4.1 POWER-UP SEQUENCE ..................................................................................................................25
4.2 FRAMER LOOPBACK .....................................................................................................................28
4.3 AUTOMATIC ALARM GENERATION ...............................................................................................29
4.4 REMOTE LOOPBACK .....................................................................................................................30
4.5 LOCAL LOOPBACK........................................................................................................................30
5. STATUS AND INFORMATION REGISTERS .............................................................................32
5.1 CRC4 SYNC COUNTER .................................................................................................................34
6. ERROR COUNT REGISTERS........................................................................................................39
6.1 BPV OR CODE VIOLATION COUNTER ...........................................................................................39
6.2 CRC4 ERROR COUNTER ...............................................................................................................40
6.3 E-BIT/PRBS BIT ERROR COUNTER ..............................................................................................40
6.4 FAS ERROR COUNTER..................................................................................................................41
7. DS0 MONITORING FUNCTION ...................................................................................................42
8. PRBS GENERATION AND DETECTION ....................................................................................45
9. SYSTEM CLOCK INTERFACE.....................................................................................................46
10. TRANSMIT CLOCK SOURCE ......................................................................................................47
11. IDLE CODE INSERTION................................................................................................................48
12. PER-CHANNEL LOOPBACK ........................................................................................................49
13. ELASTIC STORE OPERATION ....................................................................................................49
14. ADDITIONAL (SA) AND INTERNATIONAL (SI) BIT OPERATION .....................................50
15. USER-CONFIGURABLE OUTPUTS.............................................................................................53
16. LINE INTERFACE UNIT ................................................................................................................56
16.1 RECEIVE CLOCK AND DATA RECOVERY .......................................................................................56
16.2 TERMINATION...............................................................................................................................57
16.3 RECEIVE MONITOR MODE ............................................................................................................57
16.4 TRANSMIT WAVESHAPING AND LINE DRIVING .............................................................................59
16.5 JITTER ATTENUATORS ..................................................................................................................62
2 of 87
Share Link: 