DS2431 データシートの表示（PDF） - Maxim Integrated

部品番号

コンポーネント説明

メーカー

DS2431

1024-Bit, 1-Wire EEPROM

Maxim Integrated 

1024-Bit, 1-Wire EEPROM

1ST

STAGE

2ND

STAGE

X0

X1

POLYNOMIAL = X16 + X15 + X2 + 1

3RD

STAGE

4TH

STAGE

5TH

STAGE

6TH

STAGE

7TH

STAGE

8TH

STAGE

X2

X3

X4

X5

X6

X7

9TH

STAGE

10TH

STAGE

11TH

STAGE

12TH

STAGE

13TH

STAGE

14TH

STAGE

15TH

STAGE

X8

X9

X10

X11

X12

X13

X14

Figure 13. CRC-16 Hardware Description and Polynomial

16TH

STAGE

X15

X16

INPUT DATA

CRC OUTPUT

by the bus master. The DS2431 transmits this CRC only

if E[2:0] = 111b.

With the Read Scratchpad command, the CRC is gen-

erated by first clearing the CRC generator and then

shifting in the command code, the target addresses

TA1 and TA2, the E/S byte, and the scratchpad data as

they were sent by the DS2431. The DS2431 transmits

this CRC only if the reading continues through the end

of the scratchpad. For more information on generating

CRC values, refer to Application Note 27.

Command-Specific 1-Wire Communication Protocol—Legend

SYMBOL

RST

PD

Select

WS

RS

CPS

RM

TA

TA-E/S

<8–T[2:0] bytes>

<Data to EOM>

CRC-16

FF Loop

AA Loop

Programming

DESCRIPTION

1-Wire reset pulse generated by master.

1-Wire presence pulse generated by slave.

Command and data to satisfy the ROM function protocol.

Command "Write Scratchpad."

Command "Read Scratchpad."

Command "Copy Scratchpad."

Command "Read Memory."

Target address TA1, TA2.

Target address TA1, TA2 with E/S byte.

Transfer of as many bytes as needed to reach the end of the scratchpad for a given target address.

Transfer of as many data bytes as are needed to reach the end of the memory.

Transfer of an inverted CRC-16.

Indefinite loop where the master reads FF bytes.

Indefinite loop where the master reads AA bytes.

Data transfer to EEPROM; no activity on the 1-Wire bus permitted during this time.

20 ______________________________________________________________________________________

Share Link: