EDS2516APTA データシートの表示（PDF） - Elpida Memory, Inc

部品番号

コンポーネント説明

メーカー

EDS2516APTA

256M bits SDRAM

Elpida Memory, Inc 

EDS2516APTA

Pin Function

CLK (input pin)

CLK is the master clock input to this pin. The other input signals are referred at CLK rising edge.

/CS (input pin)

When /CS is Low, the command input cycle becomes valid. When /CS is High, all inputs are ignored. However,

internal operations (bank active, burst operations, etc.) are held.

/RAS, /CAS, and /WE (input pins)

Although these pin names are the same as those of conventional DRAMs, they function in a different way. These

pins define operation commands (read, write, etc.) depending on the combination of their voltage levels. For details,

refer to the command operation section.

EA0 to A12 (input pins)

Row address (AX0 to AX12) is determined by A0 to A12 at the bank active command cycle CLK rising edge.

OColumn address is determined by A0 to A8 (see Address Pins Table) at the read or write command cycle CLK rising

edge. And this column address becomes burst access start address.

[Address Pins Table]

LAddress (A0 to A12)

Part number

EDS2516AP

Row address

AX0 to AX12

Column address

AY0 to AY8

A10 defines the precharge mode. When A10 = High at the precharge command cycle, all banks are precharged.

But when A10 = Low at the precharge command cycle, only the bank that is selected by BA0 and BA1 (BS) is

precharged. For details refer to the command operation section.

P BA0 and BA1 (input pin)

BA0 and BA1 are bank select signal (BS). (See Bank Select Signal Table)

[Bank Select Signal Table]

rBA0

BA1

Bank 0

L

L

o Bank 1

H

L

Bank 2

L

H

Bank 3

H

H

d Remark: H: VIH. L: VIL.

CKE (input pin)

This pin determines whether or not the next CLK is valid. If CKE is High, the next CLK rising edge is valid. If CKE is

u Low, the next CLK rising edge is invalid. This pin is used for power-down mode, clock suspend mode and self

ct refresh mode.

Data Sheet E0359E20 (Ver. 2.0)

14

Share Link: