FS6377 データシートの表示（PDF） - ON Semiconductor

部品番号

コンポーネント説明

メーカー

FS6377

Programmable 3-PLL Clock Generator IC

ON Semiconductor 

FS6377

7.0 Electrical Specifications

Table 10: Absolute Maximum Ratings

Parameter

Symbol

Min.

Max.

Units

Supply voltage, dc (VSS = ground)

Input voltage, dc

Output voltage, dc

Input clamp current, dc (VI < 0 or VI > VDD)

Output clamp current, dc (VI < 0 or VI > VDD)

Storage temperature range (non-condensing)

Ambient temperature range, under bias

Junction temperature

Re-flow solder profile

VDD

VSS – 0.5

7

V

V1

VSS – 0.5 VDD + 0.5

V

VO

VSS – 0.5 VDD + 0.5

V

IIK

-50

50

mA

IOK

-50

50

mA

TS

-65

150

°C

TA

-55

125

°C

TJ

150

°C

Per IPC/JEDEC J-STD-020B

Input static discharge voltage protection (MIL-STD 883E, Method 3015.7)

2

kV

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. These conditions represent a stress rating only, and functional

operation of the device of these or any other conditions above the operational limits noted in this specification is not implied. Exposure to maximum rating conditions for

extended conditions may affect device performance, functionality and reliability.

CAUTION: ELETROSTATIC SENSITIVE DEVICE

Permanent damage resulting in a loss of functionality or performance may occur if this device is subjected to a high-energy electrostatic

discharge.

Table 11: Operating Conditions

Parameter

Supply voltage

Ambient operating temperature range

Crystal resonator frequency

Crystal resonator load capacitance

Serial data transfer rate

Output driver load capacitance

Symbol

VDD

TA

fXIN

CXL

CL

Conditions/Descriptions

5V ± 10%

3.3V ± 10%

Commercial

Industrial

Parallel resonant, AT cut

Standard mode

Min. Typ. Max.

4.5

5

5.5

3

3.3 3.6

0

70

-40

85

5

27

18

10

100

15

Units

V

°C

MHz

pF

kb/s

pF

Table 12: DC Electrical Specifications

Parameter

Overall

Symbol

Supply current, dynamic, with load outputs IDD

Supply current, static

IDDL

Power-Down, Output Enable Pins (PD, OE)

High-level input voltage

VIH

Low-level input voltage

VIL

Hysteresis voltage

Vhys

High-level input current

IIH

Low-level input current (pull-up)

IIL

Serial Interface I/O (SCL, SDA)

High-level input voltage

VIH

Low-level input voltage

VIL

Hysteresis voltage

Vhys

High-level input current

IIH

Low-level input current (pull-up)

IIL

Low-level output sink current (SDA)

IOL

Conditions/Descriptions

VDD = 5.5V, fCLK = 50MHz, CL = 15pF

See Figure 10 for more information

VDD = 5.5V, device powered down

VDD = 5.5V

VDD = 3.6V

VDD = 5.5V

VDD = 3.6V

VDD = 5.5V

VDD = 3.6V

VIL = 0V

VDD = 5.5V

VDD = 3.6V

VDD = 5.5V

VDD = 3.6V

VDD = 5.5V

VDD = 3.6V

VIL = 0V

VOL = 0.4V, VDD = 5.5V

Min.

3.85

2.52

VSS - 0.3

VSS - 0.3

-1

-20

3.85

2.52

VSS - 0.3

VSS - 0.3

-1

-20

Typ.

43

0.3

2.20

1.44

-36

2.20

1.44

-36

26

Max.

VDD +0.3

VDD +0.3

1.65

1.08

1

-80

VDD +0.3

VDD +0.3

1.65

1.08

1

-80

Units

mA

mA

V

V

V

µA

µA

V

V

V

µA

µA

mA

Rev. 4 | Page 15 of 24 | www.onsemi.com

Share Link: