HT46R01B データシートの表示（PDF） - Holtek Semiconductor
部品番号
コンポーネント説明
メーカー
HT46R01B Datasheet PDF : 71 Pages
| |||
HT46R01B/02B/01N/02N
HT48R01B/02B/01N/02N
· CTRL0 Register - HT48R01B/HT48R02B/HT48R01N/HT48R02N
Bit
7
6
5
4
3
Name
¾
PFDCS
¾
¾
¾
R/W
¾
R/W
¾
¾
¾
POR
¾
0
¾
¾
¾
2
PFDC
R/W
0
Bit 7
Bit 6
Bit 5~3
Bit 2
Bit 1
Bit 0
unimplemented, read as ²0²
PFDCS: PFD clock source
0: timer0
1: timer1
unimplemented, read as ²0²
PFDC: I/O or PFD
0: I/O
1: PFD
LXTLP: LXT oscillator low power control function
0: LXT Oscillator quick start-up mode
1: LXT Oscillator Low Power Mode
CLKMOD: system clock mode selection.
0: High speed - HIRC used as system clock
1: Low speed - LXT used as system clock, HIRC oscillator stopped.
These selections are only valid if the oscillator configuration options
have selected the HIRC+LXT.
1
LXTLP
R/W
0
0
CLKMOD
R/W
0
· CTRL1 Register
Bit
Name
R/W
POR
7
INTEG1
R/W
1
6
INTEG0
R/W
0
5
TBSEL1
R/W
0
4
TBSEL0
R/W
0
3
WDTEN3
R/W
1
2
WDTEN2
R/W
0
1
WDTEN1
R/W
1
0
WDTEN0
R/W
0
Bit 7, 6
Bit 5, 4
Bit 3~0
Note:
INTEG1, INTEG0: External interrupt edge type
00: disable
01: rising edge trigger
10: falling edge trigger
11: dual edge trigger
TBSEL1, TBSEL0: Time base period selection
00: 210 ´ (1/fTP)
01: 211 ´ (1/fTP)
10: 212 ´ (1/fTP)
11: 213 ´ (1/fTP)
WDTEN3, WDTEN2, WDTEN1, WDTEN0: WDT function enable
1010: WDT disabled
Other values: WDT enabled - Recommended value is 0101
If the ²watchdog timer enable² configuration option is selected, then the watchdog timer will
always be enabled and the WDTEN3~WDTEN0 control bits will have no effect.
The WDT is only disabled when both the WDT configuration option is disabled and when bits
WDTEN3~WDTEN0=1010.
The WDT is enabled when either the WDT configuration option is enabled or when bits
WDTEN3~WDTEN0¹1010.
Rev.1.00
19
December 15, 2009
Share Link: 