HT46C22 データシートの表示（PDF） - Holtek Semiconductor

部品番号

コンポーネント説明

メーカー

HT46C22

8-Bit A/D Type MCU

Holtek Semiconductor 

HT46R22/HT46C22

Stack Register - STACK

This is a special part of the memory which is used to

save the contents of the program counter (PC) only. The

stack is organized into 6 levels and is neither part of the

data nor part of the program space, and is neither read-

able nor writeable. The activated level is indexed by the

stack pointer (SP) and is neither readable nor writeable.

At a subroutine call or interrupt acknowledgment, the

contents of the program counter are pushed onto the

stack. At the end of a subroutine or an interrupt routine,

signaled by a return instruction (RET or RETI), the pro-

gram counter is restored to its previous value from the

stack. After a chip reset, the SP will point to the top of the

stack.

If the stack is full and a non-masked interrupt takes

place, the interrupt request flag will be recorded but the

acknowledgment will be inhibited. When the stack

pointer is decremented (by RET or RETI), the interrupt

will be serviced. This feature prevents stack overflow al-

lowing the programmer to use the structure more easily.

In a similar case, if the stack is full and a ²CALL² is sub-

sequently executed, stack overflow occurs and the first

entry will be lost (only the most recent 6 return ad-

dresses are stored).

Data Memory - RAM

The data memory is designed with 92´8 bits. The data

memory is divided into two functional groups: special

function registers and general purpose data memory

(64´8). Most are read/write, but some are read only.

The special function registers include the indirect ad-

dressing register (00H), timer/event counter register

(TMR;0DH), timer/event counter control register

(TMRC;0EH), program counter lower-order byte regis-

ter (PCL;06H), memory pointer register (MP;01H), ac-

cumulator (ACC;05H), table pointer (TBLP;07H), table

higher-order byte register (TBLH;08H), status register

(STATUS;0AH), interrupt control register 0 (INTC0;

0BH), PWM data register (PWM;1AH), the I2C Bus

slave address register (HADR;20H), the I2C Bus control

register (HCR;21H), the I2C Bus status register

(HSR;22H), the I2C Bus data register (HDR;23H), the

A/D result lower-order byte register (ADRL;24H), the

A/D result higher-order byte register (ADRH;25H), the

A/D control register (ADCR;26H), the A/D clock setting

register (ACSR;27H), I/O registers (PA;12H, PB;14H,

PC;16H, PD;18H) and I/O control registers (PAC;13H,

PBC;15H, PCC;17H, PDC;19H). The remaining space

before the 40H is reserved for future expanded usage

and reading these locations will get ²00H². The general

purpose data memory, addressed from 40H to 7FH, is

used for data and control information under instruction

commands.

All of the data memory areas can handle arithmetic,

logic, increment, decrement and rotate operations di-

rectly. Except for some dedicated bits, each bit in the

data memory can be set and reset by ²SET [m].i² and

²CLR [m].i². They are also indirectly accessible through

memory pointer register (MP;01H).

00H

In d ir e c t A d d r e s s in g R e g is te r

01H

MP

02H

03H

04H

05H

ACC

06H

PCL

07H

TB LP

08H

TB LH

09H

0A H

STATU S

0B H

IN T C 0

0C H

0D H

TM R

0E H

TM R C

0.H

10H

11H

12H

PA

13H

PAC

14H

PB

15H

PBC

16H

PC

17H

PCC

18H

PD

19H

PDC

1A H

PW M

1B H

1C H

1D H

1E H

IN T C 1

1.H

20H

HADR

21H

HCR

22H

HSR

23H

HDR

24H

ADRL

25H

ADRH

26H

ADCR

27H

ACSR

28H

S p e c ia l P u r p o s e

D ATA M EM O R Y

3.H

40H

G e n e ra l P u rp o s e

D ATA M EM O R Y

:U nused

(6 4 B y te s )

R e a d a s "0 0 "

7.H

RAM mapping

Rev. 1.30

8

June 10, 2003

Share Link: