HT46C232 データシートの表示（PDF） - Holtek Semiconductor
部品番号
コンポーネント説明
メーカー
HT46C232 Datasheet PDF : 50 Pages
| |||
HT46R232/HT46C232
The bit0~bit2 of the TMR0C can be used to define the pre-scaling stages of the internal clock sources of timer/event
counter. The definitions are as shown. The overflow signal of timer/event counter can be used to generate the PFD sig-
nal. The timer prescaler is also used as the PWM counter.
Bit No.
0
1
2
3
4
Label
T0PSC0
T0PSC1
T0PSC2
T0E
T0ON
Function
Defines the prescaler stages, T0PSC2, T0PSC1, T0PSC0=
000: fINT=fSYS
001: fINT=fSYS/2
010: fINT=fSYS/4
011: fINT=fSYS/8
100: fINT=fSYS/16
101: fINT=fSYS/32
110: fINT=fSYS/64
111: fINT=fSYS/128
Defines the TMR0 active edge of the timer/event counter:
In Event Counter Mode (T0M1,T0M0)=(0,1):
1:count on falling edge;
0:count on rising edge
In Pulse Width measurement mode (T0M1,T0M0)=(1,1):
1: start counting on the rising edge, stop on the falling edge;
0: start counting on the falling edge, stop on the rising edge
Enable/disable timer counting (0=disabled; 1=enabled)
5
¾
Unused bit, read as ²0²
Defines the operating mode, T0M1, T0M0:
6
7
T0M0
T0M1
01=Event count mode (external clock)
10=Timer mode (internal clock)
11=Pulse width measurement mode
00=Unused
TMR0C (0EH) Register
Bit No.
0~2
3
4
5
6
7
Label
¾
T1E
T1ON
¾
T1M0
T1M1
Function
Unused bit, read as ²0²
Defines the TMR1 active edge of the timer/event counter:
In Event Counter Mode (T1M1,T1M0)=(0,1):
1:count on falling edge;
0:count on rising edge
In Pulse Width measurement mode (T1M1,T1M0)=(1,1):
1: start counting on the rising edge, stop on the falling edge;
0: start counting on the falling edge, stop on the rising edge
Enable/disable timer counting (0=disabled; 1=enabled)
Unused bit, read as ²0²
Defines the operating mode, T1M1, T1M0:
01=Event count mode (external clock)
10=Timer mode (internal clock)
11=Pulse width measurement mode
00=Unused
TMR1C (11H) Register
Rev. 1.40
16
November 23, 2005
Share Link: 