HT46R51-18 データシートの表示（PDF） - Holtek Semiconductor
部品番号
コンポーネント説明
メーカー
HT46R51-18 Datasheet PDF : 42 Pages
| |||
HT46R51/HT46R52
is ²0², the contents of the latches will move to the inter-
nal bus. The latter is possible in the ²read-modify-write²
instruction.
For output function, CMOS is the only configuration.
These control registers are mapped to locations 13H,
15H and 19H.
After a chip reset, these input/output lines remain at high
levels or floating state (dependent on pull-high options).
Each bit of these input/output latches can be set or
cleared by ²SET [m].i² and ²CLR [m].i² (m=12H, 14H or
18H) instructions.
Some instructions first input data and then follow the
output operations. For example, ²SET [m].i², ²CLR
[m].i², ²CPL [m]², ²CPLA [m]² read the entire port states
into the CPU, execute the defined operations
(bit-operation), and then write the results back to the
latches or the accumulator.
Each line of port A has the capability of waking-up the
device. Each I/O port has a pull-high option. Once the
pull-high option is selected, the I/O port has a pull-high
resistor, otherwise, there¢s none. Take note that a non-
pull-high I/O port operating in input mode will cause a
floating state.
The PA3, PA4 and PA5 are pin-shared with PFD, TMR
and INT pins respectively.
If the PFD option is selected, the output signal in output
mode of PA3 will be the PFD signal generated by the
timer/event counter overflow signal. The input mode al-
ways remain in its original functions. Once the PFD op-
tion is selected, the PFD output signal is controlled by
the PA3 data register only. The I/O functions of PA3 are
shown below.
I/O
I/P
Mode (Normal)
PA3
Logical
Input
O/P
(Normal)
Logical
Output
I/P
(PFD)
Logical
Input
O/P
(PFD)
PFD
(Timer on)
Note: The PFD frequency is the timer/event counter
overflow frequency divided by 2.
The definitions of the PFD control signal and PFD output
frequency are listed in the following table.
Timer
Timer
Preload
Value
PA3 Data
Register
PA3 Pad
State
Frequency
OFF X
0
0
X
OFF X
1
U
X
ON
N
0
0
X
ON
N
1
PFD fINT/(2´(256-N))
Note:
²X² stands for ²unused²
²U² stands for ²unknown²
²N² is the preload value for the timer/event
counter
²fTMR² is the input clock frequency for the
timer/event counter
The PB can also be used as A/D converter inputs. The
A/D function will be described later. There is a PWM
function shared with PD0. If the PWM function is en-
abled, the PWM signal will appear on PD0 (if PD0 is op-
erating in output mode). The I/O functions of PD0 are as
shown.
I/O
I/P
O/P
I/P
O/P
Mode (Normal) (Normal) (PWM) (PWM)
PD0
Logical Logical Logical
Input Output Input
PWM
It is recommended that unused or not bonded out I/O
lines should be set as output pins by software instruction
to avoid consuming power under input floating state.
PWM
The microcontroller provides one channel PWM output
shared with PD0. The PWM supports 6+2 mode. The
PWM channel has their data register denoted as
PWM(1AH). The frequency source of the PWM counter
comes from fSYS. The PWM register is an 8-bit register.
The waveforms of the PWM outputs are as shown.
Once the PD0 are selected as the PWM outputs and the
output function of the PD0 are enabled (PDC.0= ²0²),
writing ²1² to PD0 data register will enable the PWM out-
put function and writing ²0² will force the PD0 to stay at
²0².
A (6+2) bits mode PWM cycle is divided into four modu-
lation cycles (modulation cycle 0~modulation cycle 3).
Each modulation cycle has 64 PWM input clock period.
In a (6+2) bit PWM function, the contents of the PWM
register is divided into two groups. Group 1 of the PWM
register is denoted by DC which is the value of
PWM.7~PWM.2. The group 2 is denoted by AC which is
the value of PWM.1~PWM.0. In a (6+2) bits mode PWM
cycle, the duty cycle of each modulation cycle is shown
in the table.
Parameter
Modulation cycle i
(i=0~3)
AC (0~3) Duty Cycle
i<AC
DC+ 1
64
DC
i³AC
64
The modulation frequency, cycle frequency and cycle
duty of the PWM output signal are summarized in the
following table.
PWM
PWM Cycle PWM Cycle
Modulation Frequency Frequency Duty
fSYS/64 for (6+2) bits mode fSYS/256 [PWM]/256
Rev. 1.40
15
July 12, 2005
Share Link: 