IDT7009 データシートの表示（PDF） - Integrated Device Technology
部品番号
コンポーネント説明
メーカー
IDT7009 Datasheet PDF : 17 Pages
| |||
HIGH-SPEED
128K x 8 DUAL-PORT
STATIC RAM
IDT7009L
Features
x True Dual-Ported memory cells which allow simultaneous
reads of the same memory location
x High-speed access
– Commercial: 15/20ns (max.)
x Low-power operation
– IDT7009L
Active: 1W (typ.)
Standby: 1mW (typ.)
x Dual chip enables allow for depth expansion without
external logic
x IDT7009 easily expands data bus width to 16 bits or
more using the Master/Slave select when cascading more
than one device
x M/S = VIH for BUSY output flag on Master,
M/S = VIL for BUSY input on Slave
x Interrupt Flag
x On-chip port arbitration logic
x Full on-chip hardware support of semaphore signaling
between ports
x Fully asynchronous operation from either port
x TTL-compatible, single 5V (±10%) power supply
x Available in a 100-pin TQFP
x Industrial temperature range (–40°C to +85°C) is available
for selected speeds
Functional Block Diagram
R/WL
CE0L
CE1L
OEL
R/WR
CE0R
CE1R
OER
I/O0-7L
I/O
Control
I/O
Control
BUSYL(1,2)
A16L
A0L
Address
Decoder
17
CE0L
CE1L
OEL
R/W L
128Kx8
MEMORY
ARRAY
7009
17
ARBITRATION
INTERRUPT
SEMAPHORE
LOGIC
SEML
INTL(2)
M/S(1)
NOTES:
1. BUSY is an input as a Slave (M/S = VIL) and an output when it is a Master (M/S = VIH).
2. BUSY and INT are non-tri-state totem-pole outputs (push-pull).
1
©2000 Integrated Device Technology, Inc.
Address
Decoder
I/O0-7R
BUSYR(1,2)
A16R
A0R
CE0R
CE1R
OER
R/WR
SEMR
INT
(2)
R
4839 drw 01
JANUARY 2001
DSC-4839/2
Share Link: 