IDT71V35781SA183PFI データシートの表示（PDF） - Integrated Device Technology
部品番号
コンポーネント説明
メーカー
IDT71V35781SA183PFI
Integrated Device Technology
IDT71V35781SA183PFI Datasheet PDF : 22 Pages
| |||
IDT71V35761, IDT71V35781, 128K x 36, 256K x 18, 3.3V Synchronous SRAMs with
3.3V I/O, Pipelined Outputs, Burst Counter, Single Cycle Deselect
Commercial and Industrial Temperature Ranges
Pin Configuration 128K x 36, 119 BGA
1
2
3
4
5
6
7
A VDDQ
A6
B NC
CS0
C NC
A7
A4
ADSP
A8
A3
ADSC
A9
A2
VDD
A12
A16
VDDQ
CS1
NC
A15
NC
D I/O16
I/OP3
VSS
NC
VSS
I/OP2
I/O15
E I/O17
I/O18
VSS
CE
VSS
I/O13
I/O14
F VDDQ
G I/O20
H I/O22
J VDDQ
I/O19
I/O21
I/O23
VDD
VSS
BW3
VSS
NC
OE
ADV
GW
VDD
VSS
BW2
VSS
NC
I/O12
I/O11
I/O9
VDD
VDDQ
I/O10
I/O8
VDDQ
K I/O24
I/O26
VSS
CLK
VSS
I/O6
I/O7
L I/O25
I/O27
BW4
NC
BW1
I/O4
I/O5
M VDDQ
I/O28
VSS
BWE
VSS
I/O3
VDDQ
N I/O29
I/O30
VSS
A1
VSS
I/O2
I/O1
P I/O31
I/OP4
VSS
A0
VSS
I/O0
I/OP1
R NC
T NC
A5
NC
LBO
A10
VDD
A11
VDD / NC(1) A13
A14
NC
NC
ZZ(3)
,
U VDDQ NC/TMS(2) NC/TDI(2) NC/TCK(2) NC/TDO(2) NC/TRST(2,4) VDDQ
Top View
5301 drw 04
Pin Configuration 256K x 18, 119 BGA
1
2
3
4
5
6
7
A VDDQ
A6
A4
ADSP
A8
A16
VDDQ
B NC
CS0
C NC
A7
A3
ADSC
A9
CS1
NC
A2
VDD
A13
A17
NC
D I/O8
NC
VSS
NC
VSS
I/O7
NC
E NC
I/O9
VSS
CE
VSS
F VDDQ
NC
VSS
OE
VSS
G NC
I/O10
BW2
ADV
VSS
H I/O11
NC
VSS
GW
VSS
NC
I/O6
I/O5
VDDQ
NC
I/O4
I/O3
NC
J VDDQ
VDD
NC
VDD
NC
VDD
VDDQ
K NC
I/O12
VSS
CLK
VSS
NC
I/O2
L I/O13
NC
VSS
NC
BW1
I/O1
NC
M VDDQ
I/O14
VSS
BWE
VSS
N I/O15
NC
VSS
A1
VSS
NC
VDDQ
I/O0
NC
P NC
I/OP2
VSS
A0
VSS
NC
I/OP1
R NC
T NC
A5
LBO
VDD
VDD / NC(1) A12
A10
A15
NC
A14
A11
NC
ZZ(3)
,
U VDDQ NC/TMS(2) NC/TDI(2) NC/TCK(2) NC/TDO(2) NC/TRST(2,4) VDDQ
5301 drw 05
NOTES:
Top View
1. R5 can either be directly connected to VDD, or connected to an input voltage ≥ VIH, or left unconnected.
2. These pins are NC for the "S" version or the JTAG signal listed for the "SA" version. Note: If NC, these pins can either be tied to VSS, VDD or left floating.
3. T7 can be left unconnected and the device will always remain in active mode.
4. TRST is offered as an optional JTAG Reset if required in the application. If not needed, can be left floating and will internally be pulled to VDD.
6.472
Share Link: