DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

L6563 データシートの表示(PDF) - STMicroelectronics

部品番号
コンポーネント説明
メーカー
L6563 Datasheet PDF : 37 Pages
First Prev 21 22 23 24 25 26 27 28 29 30 Next Last
Application information
L6563 - L6563A
Figure 41. Interface circuits that let DC-DC converter’s controller IC disable the L6563/A at light
load
28/37
The third communication line is the PWM_STOP pin (pin 9), which works in conjunction with
the RUN pin (pin 10). The purpose of the PWM_STOP pin is to inhibit the PWM activity of
both the PFC stage and the cascaded DC-DC converter. The pin is an open collector,
normally open, that goes low if the device is disabled by a voltage lower than 0.52V on the
RUN pin. It is important to point out that this function works correctly in systems where the
PFC stage is the master and the cascaded DC-DC converter is the slave or, in other words,
where the PFC stage starts first, powers both controllers and enables/disables the operation
of the DC-DC stage.
This function is quite flexible and can be used in different ways. In systems comprising an
auxiliary converter and a main converter (e.g. desktop PC's silver box or hi-end LCD-TV),
where the auxiliary converter also powers the controllers of the main converter, the pin RUN
can be used to start and stop the main converter. In the simplest case, to enable/disable the
PWM controller the PWM_STOP pin can be connected to either the output of the error
amplifier (Figure 42 a) or, if the chip is provided with it, to its soft-start pin (Figure 42 b). The
use of the soft-start pin allows the designer to delay the start-up of the DC-DC stage with
respect to that of the PFC stage, which is often desired. An underlying assumption in order
for that to work properly is that the UVLO thresholds of the PWM controller are certainly
higher than those of the L6563/A.

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]