DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

M5913B1 データシートの表示(PDF) - STMicroelectronics

部品番号
コンポーネント説明
メーカー
M5913B1 Datasheet PDF : 17 Pages
First Prev 11 12 13 14 15 16 17
M5913
AC CHARACTERISTICS - TIMING PARAMETERS
Symbol
Parameter
Test Conditions
CLOCK SECTION
tCY Clock Period, CLKX, CLKR
fCLKX = fCLKR = 2.048MHz
tCLK
tDCLK
Clock Pulse Width
Data Clock Pulse Width1
CLKX, CLKR
64kHz fDCLK 2.048MHz
tCDC Clock Duty Cycle
CLKX, CLKR
tr, tf Clock Rise and Fall Time
TRANSMIT SECTION, FIXED DATA RATE MODE2
tDZX Data Enabled on TS Entry
0 < CLOAD < 100pF
tDDX Data Delay from CLKX
0 < CLOAD < 100pF
tHZX Data Float on TS Exit
CLOAD = 0
tSON Timeslot X to Enable
0 < CLOAD < 100pF
tSOFF Timeslot X to Disable
CLOAD = 0
tFSD Frame Sync Delay
tSS Signal Setup Time
tSH Signal Setup Time
RECEIVE SECTION, FIXED DATA RATE MODE
tDSR Receive Data Setup
tDHR Receive Data Hold
tFSD Frame Sync Delay
tSIGR SIGR Update
TRANSMIT SECTION, FIXED DATA RATE MODE2
tTSDX Timeslot Delay from DCLKX
tFSD Frame Sync Delay
tDDX Data Delay from DCLKX
0 < CLOAD < 100pF
tDON Timeslot to DX Active
0 < CLOAD < 100pF
tDOFF Timeslot to DX Inactive
0 < CLOAD < 100pF
fDX Data Clock Frequency
tDFSX Data Delay from FSX
tTSDX = 80ns
RECEIVE SECTION, FIXED DATA RATE MODE
tTSDR Timeslot Delay from DCLKR
tFSD Frame Sync Delay
tDSR Receive Data Setup Time
tDHR Receive Data Hold Time
tDR Data Clock Frequency
tSER Timeslot End Receive Time
64KB OPERATION, VARIABLE DATA RATE MODE
tFSLX
Transmit Frame Sync Minimum
Downtime
FSX is TTL high for
remainder of frame
tFSLR
Receive Frame Sync Miniumum
Downtime
FSR is TTL high for
remainder of frame
tDCLK Data Clock Pulse Width
Min. Typ. Max. Unit
488
195
195
40
50
5
ns
ns
ns
60
%
30
ns
0
145 ns
0
145 ns
60
190 ns
0
145 ns
50
190 ns
0
120 ns
0
ns
0
ns
10
ns
60
ns
0
120 ns
0
2
µs
-80
80
ns
0
120 ns
0
100 ns
0
50
ns
0
80
ns
64
20481 KHz
0
140 ns
-80
80
ns
0
120 ns
10
ns
60
ns
64
20481 kHz
0
ns
488
ns
1952
ns
10
µs
Notes:
1. Devices are available wich operate at data rates up to 4.096MHz; the minimum data clock pulse width for these devices is 110ns
2. Timing parameters tDZX, tHZX, and tSOFF are referenced to a high impedance state.
13/17

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]