MBM29LV001BC-55PFTR データシートの表示（PDF） - Fujitsu

部品番号

コンポーネント説明

メーカー

MBM29LV001BC-55PFTR

FLASH MEMORY CMOS 1M (128K × 8) BIT

Fujitsu 

MBM29LV001TC-55/-70/MBM29LV001BC-55/-70

Addresses

3rd Bus Cycle

555H

PA

t WC

t AS t AH

CE

OE

WE

Data

t CS

t CH

t GHWL

t WP t WPH

t DS

t DH

A0H

PD

Data Polling

PA

t WHWH1

DQ 7 D OUT

t RC

t CE

t OE

t OH

D OUT

Notes: 1. PA is address of the memory location to be programmed.

2. PD is data to be programmed at byte address.

3. DQ7 is the output of the complement of the data written to the device.

4. DOUT is the output of the data written to the device.

5. Figure indicates last two bus cycles out of four bus cycle sequence.

Figure 6 AC Waveforms for Alternate WE Controlled Program Operations

31

Share Link: