MSM9225 データシートの表示（PDF） - Oki Electric Industry
部品番号
コンポーネント説明
メーカー
MSM9225 Datasheet PDF : 74 Pages
| |||
¡ Semiconductor
MSM9225
(4) CAN write flag: CANA
This bit is used to indicate receive data write status to the message memory. CANA is
"1" while CAN is writing receive data to the message memory.
This is a read-only flag.
(5) Transmission flag: TxF
This bit is used to indicate transmission operation status.
When TxF is "0", CAN is in transmission operation stop status.
When TxF is "1", CAN is in transmission operation status. TxF becomes "0" when
transmission completes.
This is a read-only flag.
(6) Receive flag: RxF
This bit is used to indicate receive operation status.
When RxF is "0", CAN is in receive operation stop status.
When RxF is "1", CAN is in receive operation status. RxF becomes "0" when receiving
completes.
This is a read-only flag.
2. CAN interrupt register (CANI: 0Fhex)
This register controls CAN interrupts.
The bit configuration is as follows:
Address MSB
LSB
0Fh
76543210
EINTT : Transmission interrupt output enable
EINTR : Receive interrupt output enable
EINTE : Error interrupt output enable
Not used
ITF : Transmission interrupt request flag
IRF : Receive interrupt request flag
IEF : Error interrupt request flag
MEINT : Master interrupt control enable
(1) Transmission interrupt output enable: EINTT
This bit is used to output transmission interrupt signal INTT from interrupt pin INT
when transmission completes.
When EINTT is "0", a transmission interrupt signal is not output from the interrupt pin.
When EINTT is "1", a transmission interrupt signal is output from the interrupt pin.
At reset, EINTT is set to "0".
(2) Receive interrupt output enable: EINTR
This bit is used to output receive interrupt signal INTR from interrupt pin INT when
reception completes.
When EINTR is "0", a receive interrupt signal is not output from the interrupt pin.
When EINTR is "1", a receive interrupt signal is output from the interrupt pin.
At reset, EINTR is set to "0".
14/73
Share Link: 