DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

MX98715A データシートの表示(PDF) - Macronix International

部品番号
コンポーネント説明
メーカー
MX98715A
MCNIX
Macronix International MCNIX
MX98715A Datasheet PDF : 32 Pages
First Prev 21 22 23 24 25 26 27 28 29 30 Next Last
MX98715A
5.2.7 INTERRUPT MASK REGISTER ( CSR7 )
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
WKUPIE-Wake Up event interrupt Enable
LCE-Link Changed Enable
NIE-Normal interrupt Summary Enable
AIE-Abnormal Interrupt Summary Enable
ERIE-Early Receive Interrupt Enable
FBE-Fatal Bus Error Enable
LFE-Link Fail Enable
GPTE-General-Purpose Timer Enable
ETIE-Early Transmit Interrupt Enable
RWE-Receive Watchdog Enable
RSE-Receive Stopped Enable
RUE-Receive Buffer Unavailable Enable
RIE-Receive Interrupt Enable
UNE-Underflow Interrupt Enable
LPANCIE-Link Pass
/Nway Complete Interrupt Enable
TJE-Transmit Jabber Timeout Enable
TUE-Transmit Buffer Unavailable Enable
TSE-Transmit Stopped Enable
TIE-Transmit Interrupt Enable
Field
28
27
16
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
Name
WKUPIE
LCE
NIE
AIE
ERIE
FBE
LFE
GPTE
ETIE
RWE
RSE
RUE
RIE
UNE
LPANCIE
TJE
TUE
TSE
TIE
Description
Wake Up Event Interrupt Enable, enables CSR5<28>.
Link Changed Enable, enables CSR5<27>.
Normal Interrupt Summary Enable, set to enable CSR5<0>, CSR5<2>, CSR5<6>.
Abnormal Interrupt Summary enable, set to enbale CSR5<1>, CSR5<3>, CSR5<5>,
CSR5<7>, CSR5<8>, CSR5<9>, CSR5<11> and CSR5<13>.
Early Receive Interrupt Enable
Fatal Bus Error Enable, set together with with CSR7<15> enables CSR5<13>.
Link Fail Interrupt Enable, enables CSR5<12>
General Purpose Timer Enable, set together with CSr7<15> enables CSR5<11>.
Early Transmit Interrupt Enable, enables CSR5<10>
Receive Watchdog Timeout Enable, set together with CSR7<15> enables CSR5<9>.
Receive Stopped Enable, set together with CSR7<15> enables CSR5<8>.
Receive Buffer Unavailable Enable, set together with CSR7<15> enables CSR5<7>.
Receive Interrupt Enable, set together with CSR7<16> enables CSR5<6>.
Underflow Interrupt Enable, set together with CSR7<15> enables CSR5<5>.
Link Pass/Autonegotiation Completed Interrupt Enable
Transmit Jabber Timeout Enable, set together with CSR7<15> enables CSR5<3>.
Transmit Buffer Unavailable Enable, set together with CSR7<16> enables CSR5<2>.
Transmit Stop Enable, set together with CSR7<15> enables CSR5<1>.
Transmit Interrupt Enable, set together with CSR7<16> enables CSR5<0>.
P/N:PM0537
REV. 1.2, FEB. 24, 1999
21

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]