PCA9541 データシートの表示（PDF） - NXP Semiconductors.

部品番号

コンポーネント説明

メーカー

PCA9541

2-to-1 I2C-bus master selector with interrupt logic and reset

NXP Semiconductors. 

NXP Semiconductors

PCA9541

2-to-1 I2C-bus master selector with interrupt logic and reset

9. Characteristics of the I2C-bus

The I2C-bus is for 2-way, 2-line communication between different ICs or modules. The two

lines are a serial data line (SDA) and a serial clock line (SCL). Both lines must be

connected to a positive supply via a pull-up resistor when connected to the output stages

of a device. Data transfer may be initiated only when the bus is not busy.

9.1 Bit transfer

One data bit is transferred during each clock pulse. The data on the SDA line must remain

stable during the HIGH period of the clock pulse as changes in the data line at this time

will be interpreted as control signals (see Figure 9).

SDA

SCL

Fig 9. Bit transfer

data line

stable;

data valid

change

of data

allowed

mba607

9.2 START and STOP conditions

Both data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW

transition of the data line, while the clock is HIGH is defined as the START condition (S).

A LOW-to-HIGH transition of the data line while the clock is HIGH is defined as the

STOP condition (P) (see Figure 10).

SDA

SCL

S

START condition

Fig 10. Definition of START and STOP conditions

P

STOP condition

mba608

PCA9541_7

Product data sheet

Rev. 07 — 2 July 2009

© NXP B.V. 2009. All rights reserved.

19 of 41

Share Link: