PSD954F5V90UT データシートの表示（PDF） - STMicroelectronics

部品番号

コンポーネント説明

メーカー

PSD954F5V90UT

Flash In-System Programmable (ISP) Peripherals for 8-bit MCUs, 5V

STMicroelectronics 

PSD813F2, PSD833F2, PSD834F2, PSD853F2, PSD854F2

Table 9. Instructions

Instruction

FS0-FS7 or

CSBOOT0-

CSBOOT3

Cycle 1

Cycle 2 Cycle 3

Cycle 4

Cycle 5 Cycle 6 Cycle 7

READ5

1

“READ”

RD @ RA

Read Main

Flash ID6

1

AAh@

X555h

55h@ 90h@ Read identifier

XAAAh X555h (A6,A1,A0 = 0,0,1)

Read Sector

Protection6,8,13

1

AAh@

X555h

55h@ 90h@ Read identifier

XAAAh X555h (A6,A1,A0 = 0,1,0)

Program a

Flash Byte13

1

AAh@

X555h

55h@ A0h@

XAAAh X555h

PD@ PA

Flash Sector

Erase7,13

1

AAh@

X555h

55h@ 80h@

XAAAh X555h

AAh@ X555h

55h@ 30h@

XAAAh SA

30h7@

next SA

Flash Bulk

Erase13

1

AAh@

X555h

55h@ 80h@

XAAAh X555h

AAh@ X555h

55h@ 10h@

XAAAh X555h

Suspend

Sector Erase11

1

B0h@

XXXXh

Resume

Sector Erase12

1

30h@

XXXXh

Reset6

1

F0h@

XXXXh

Unlock Bypass

Unlock Bypass

Program9

1

AAh@

X555h

55h@ 20h@

XAAAh X555h

1

A0h@

XXXXh

PD@ PA

Unlock Bypass

Reset10

1

90h@ 00h@

XXXXh XXXXh

Note: 1. All bus cycles are WRITE bus cycles, except the ones with the “READ” label

2. All values are in hexadecimal:

X = Don’t Care. Addresses of the form XXXXh, in this table, must be even addresses

RA = Address of the memory location to be read

RD = Data read from location RA during the READ cycle

PA = Address of the memory location to be programmed. Addresses are latched on the falling edge of Write Strobe (WR, CNTL0).

PA is an even address for PSD in word programming mode.

PD = Data word to be programmed at location PA. Data is latched on the rising edge of Write Strobe (WR, CNTL0)

SA = Address of the sector to be erased or verified. The Sector Select (FS0-FS7 or CSBOOT0-CSBOOT3) of the sector to be

erased, or verified, must be Active (High).

3. Sector Select (FS0 to FS7 or CSBOOT0 to CSBOOT3) signals are active High, and are defined in PSDsoft Express.

4. Only address bits A11-A0 are used in instruction decoding.

5. No Unlock or instruction cycles are required when the device is in the READ Mode

6. The Reset instruction is required to return to the READ Mode after reading the Flash ID, or after reading the Sector Protection Sta-

tus, or if the Error Flag Bit (DQ5/DQ13) goes High.

7. Additional sectors to be erased must be written at the end of the Sector Erase instruction within 80µs.

8. The data is 00h for an unprotected sector, and 01h for a protected sector. In the fourth cycle, the Sector Select is active, and

(A1,A0)=(1,0)

9. The Unlock Bypass instruction is required prior to the Unlock Bypass Program instruction.

10. The Unlock Bypass Reset Flash instruction is required to return to reading memory data when the device is in the Unlock Bypass

mode.

11. The system may perform READ and Program cycles in non-erasing sectors, read the Flash ID or read the Sector Protection Status

when in the Suspend Sector Erase mode. The Suspend Sector Erase instruction is valid only during a Sector Erase cycle.

12. The Resume Sector Erase instruction is valid only during the Suspend Sector Erase mode.

13. The MCU cannot invoke these instructions while executing code from the same Flash memory as that for which the instruction is

intended. The MCU must fetch, for example, the code from the secondary Flash memory when reading the Sector Protection Status

of the primary Flash memory.

21/110

Share Link: