DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

UDA1360 データシートの表示(PDF) - Philips Electronics

部品番号
コンポーネント説明
メーカー
UDA1360
Philips
Philips Electronics Philips
UDA1360 Datasheet PDF : 16 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
Philips Semiconductors
Low-voltage low-power stereo audio ADC
Product specification
UDA1360TS
Table 1 Application modes using input gain stage
RESISTOR
(12 k)
Present
Present
Absent
Absent
INPUT GAIN
SWITCH
0 dB
6 dB
0 dB
6 dB
MAXIMUM INPUT
VOLTAGE
2 V (RMS)
1 V (RMS)
1 V (RMS)
0.5 V (RMS)
Multiple format output interface
The UDA1360TS supports the following data output
formats:
I2S-bus with data word length of up to 20 bits
MSB-justified serial format with data word length of up to
20 bits.
The output format can be set by the static SFOR pin. When
SFOR is LOW, the I2S-bus is selected, when SFOR is set
HIGH the MSB-justified format is selected.
The data formats are illustrated in Fig.4. Left and right data
channel words are time multiplexed.
Decimation filter
The decimation from 128fs is performed in two stages.
The first stage realizes 3rd-order sin x/x characteristic.
This filter decreases the sample rate by 16. The second
stage (an FIR filter) consists of 3 half-band filters, each
decimating by a factor of 2.
Mute
On recovery from power-down, the serial data output
DATAO is held LOW until valid data is available from the
decimation filter. This time tracks with the sampling
frequency:
t = 1----2---f2--s--8---8-- = 279 ms ; where fs = 44.1 kHz.
Power-down mode
The PWON pin can control the power saving together with
the optional gain switch for 2 V (RMS) or 1 V (RMS) input.
When the PWON pin is set LOW, the ADC is set to
power-down. When PWON is set to HIGH or to half the
power supply, then either 6 dB gain or 0 dB gain in the
analog front-end is selected.
Application modes
The UDA1360TS can be set to different modes using two
3-level pins and one 2-level pin. The selection of modes is
given in Table 3.
Table 3 Mode selection summary
PIN
SFOR
PWON
FSEL
VSS
12VDD
I2S-bus
test mode
power-down 0 dB gain
256fs
VDD
MSB
6 dB gain
384fs
Table 2 DC cancellation filter characteristics
ITEM
CONDITION
Pass-band ripple
Pass-band gain
Stop band
Droop
Attenuation at DC
Dynamic range
>0.55fs
at 0.00045fs
at 0.00000036fs
0 to 0.45fs
VALUE
(dB)
none
0
60
0.031
>40
>110
2001 Mar 14
5

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]