USBUF01W6(2006) データシートの表示（PDF） - STMicroelectronics

部品番号

コンポーネント説明

メーカー

USBUF01W6
(Rev.:2006)

EMI filter and line termination for USB upstream ports

STMicroelectronics 

USBUFxxW6

Figure 6. USBUFxxW6 ESD clamping behavior

VPP

ESD Surge

Rg

S1

Rt

S2

Rd

Vinput

Rd

VBR

Voutput

VBR

USBUF01W6

Technical information

Rload

Device

to be

protected

Figure 7. Measurement board

ESD

SURGE

16kV

Air

Discharge

TEST BOARD

Vin

Vout

To have a good approximation of the remaining voltages at both Vin and Vout stages, we

give the typical dynamical resistance value Rd. By taking into account these following

hypothesis: Rt > Rd, Rg > Rd and Rload > Rd, it gives these formulas:

Vinput = -R----g----⋅---V----B----R-----+-----R----d----⋅---V-----g-

Rg

Vouput = R-----t---⋅---V----B---R----+-----R-----d---⋅----V----i-n----p---u---t

Rt

The results of the calculation done for Vg = 8 kV, Rg = 330 Ω (IEC 61000-4-2 standard),

VBR = 7 V (typ.) and Rd = 1 Ω (typ.) give:

Vinput = 31.2 V

Voutput = 7.95 V

This confirms the very low remaining voltage across the device to be protected. It is also

important to note that in this approximation the parasitic inductance effect was not taken into

account. This could be few tenths of volts during few ns at the Vinput side. This parasitic

effect is not present at the Voutput side due the low current involved after the resistance Rt.

The measurements done hereafter show very clearly (figure 8) the high efficiency of the

ESD protection:

● no influence of the parasitic inductances on Voutput stage

● Voutput clamping voltage very close to VBR (breakdown voltage) in the positive way

and - VF (forward voltage) in the negative way

5/11

Share Link: