AD1955 データシートの表示（PDF） - Analog Devices
部品番号
コンポーネント説明
メーカー
AD1955 Datasheet PDF : 10 Pages
| |||
PRELIMINARY TECHNICAL DATA
AD1955
Audio Outputs
The AD1955 audio outputs sink a current proportional to the input signal, superimposed on a steady state current. The current-to-
voltage (I/V) converters used need to be able to supply this steady state current as well as the signal current or a resistor or current
source can be used to a positive voltage to null this current to center the range of the I/V converters. Active I/V converters should be
used, referenced to FILTR, and should hold the DAC outputs at this voltage level. Passive I/V conversion should not be used as the
DAC performance will be seriously degraded.
Serial Control Port
The AD1955 has an SPI compatible control port to permit programming the internal control registers. The SPI control port is a three
wire serial port. Its format is similar to the Motorola SPI format except that the input data word is 16-bits wide. The serial bit clock
may be completely asynchronous to the sample rate of the DAC. The following figure shows the format of the SPI signal. Note that
the CCLK may be continuous or a 16-clock burst.
CLATCH
CCLK
CDATA
D15 D14
D0
SPI REGISTER DEFINITIONS
Table 1: DAC Control Register 0
Bit 13: 12
Bit 11: 10
Data format
Output Format
Bit 9:8
PCM Sample Rate
00 : PCM
01 : Ext. DF
10 : SACD Slave
11 : SACD
Master
00 : Stereo
01 : Not
Allowed
10 : Mono Left
11 : Mono Right
00 : 48kHz
01 : 96kHz
10 : 192kHz
11 : Rsvd
Bit 7:6
De-Emphasis
Curve Select
00 : None
01 : 44.1kHz
10 : 32kHz
11 : 48kHz
Bit 5: 4
PCM/ EF Serial
Data Format
00 : I2S
01 : Right-Just
10 : DSP
11 : LEFT-Just
Bit 3: 2
PCM/ EF Serial
Data Width
00 : 24Bits
01 : 20Bits
10 : 18Bits
11 : 16Bits
Bit 1: 0
SPI Register
Address
00
Bit 15
Bit 14
Power Down
Mute
0 : Operation
0 : Not Muted
1 : Powered
1 : Muted
Down
Note: 0 = Default Setting
Table 2: DAC Control Register 1
Bits 10:9 Bit 8
Bit 7
MCLK
Zero Flag
SACD Bit Rate
Mode
Polarity
00 : 256fs 0 : Active high 0 : 8fs / 64fs
01 : 512fs 1: Active low 1 : 4fs / 128fs
10 : 768fs
11 : 384fs
Note: 0 = Default Setting
Bit 6
SACD Mode
0 : Normal
1 : Phase Mode
Bit 5:4
SACD Phase
Select
00 : Phase 0
01 : Phase 1
10 : Phase 2
11 : Phase 3
Bit 3
SACD Bit
Inversion
0 : Normal
1 : Inverted
Bit 2
SACD BCLK to
MCLK Phase
0 : Rising edge
1 : Falling edge
Bit 1: 0
SPI Register
Address
01
Table 3: DAC Volume Registers
Bit 15: 2
Bit 1: 0
Volume
SPI Register Address
14bit, Unsigned
10 = Left Volume
14bit, Unsigned
11 = Right Volume
Note: Default = full volume
Rev. PrF
-9-
Share Link: 