M58CR064C データシートの表示（PDF） - STMicroelectronics

部品番号

コンポーネント説明

メーカー

M58CR064C

64 Mbit (4Mb x 16, Dual Bank, Burst) 1.8V Supply Flash Memory

STMicroelectronics 

M58CR064C, M58CR064D, M58CR064P, M58CR064Q

CONFIGURATION REGISTER

The Configuration Register is used to configure

the type of bus access that the memory will per-

form. Refer to Read Modes section for details on

read operations.

The Configuration Register is set through the

Command Interface. After a Reset or Power-Up

the device is configured for asynchronous page

read (CR15 = 1). The Configuration Register bits

are described in Table 9. They specify the selec-

tion of the burst length, burst type, burst X latency

and the Read operation. Refer to Figures 6 and 7

for examples of synchronous burst configurations.

Read Select Bit (CR15)

The Read Select bit, CR15, is used to switch be-

tween asynchronous and synchronous Bus Read

operations. When the Read Select bit is set to ’1’,

read operations are asynchronous; when the

Read Select bit is set to ’0’, read operations are

synchronous. Synchronous Burst Read is support-

ed in both parameter and main blocks and can be

performed across banks.

On reset or power-up the Read Select bit is set

to’1’ for asynchronous access.

X-Latency Bits (CR13-CR11)

The X-Latency bits are used during Synchronous

Read operations to set the number of clock cycles

between the address being latched and the first

data becoming available. For correct operation the

X-Latency bits can only assume the values in Ta-

ble 9, Configuration Register.

The correspondence between X-Latency settings

and the maximum sustainable frequency must be

calculated taking into account some system pa-

rameters. Two conditions must be satisfied:

1. Depending on whether tAVK_CPU or tDELAY is

supplied either one of the following two

equations must be satisfied:

(n + 1) tK ≥ tACC - tAVK_CPU + tQVK_CPU

(n + 2) tK ≥ tACC + tDELAY + tQVK_CPU

2. and also

tK > tKQV + tQVK_CPU

where

n is the chosen X-Latency configuration code

tK is the clock period

tAVK_CPU is clock to address valid, L Low, or E

Low, whichever occurs last

tDELAY is address valid, L Low, or E Low to clock,

whichever occurs last

tQVK_CPU is the data setup time required by the

system CPU,

tKQV is the clock to data valid time

tACC is the random access time of the device.

Refer to Figure 6, X-Latency and Data Output

Configuration Example.

Power-Down Bit (CR10)

The Power-Down bit is used to enable or disable

the power-down function.

When the Power-Down bit is set to ‘0’ the power-

down function is disabled. If the Reset/Power-

Down, RP, pin goes Low, VIL, the device is reset

and the supply current, IDD, is reduced to the

standby value, IDD3.

When the Power-Down bit is set to ‘1’ the power-

down function is enabled. If the Reset/Power-

Down, RP, pin goes Low, VIL, the device goes into

the power-down state and the supply current, IDD,

is reduced to the power-down value, IDD2.

The recovery time after a Reset/Power-Down, RP,

pulse is significantly longer when power-down is

enabled (see Table 24).

After a reset the Power-Down Bit is set to ‘0’.

Wait Configuration Bit (CR8)

In burst mode the Wait bit controls the timing of the

Wait output pin, WAIT. When the Wait bit is ’0’ the

Wait output pin is asserted during the wait state.

When the Wait bit is ’1’ (default) the Wait output

pin is asserted one clock cycle before the wait

state.

WAIT is asserted during a continuous burst and

also during a 4 or 8 burst length if no-wrap config-

uration is selected. WAIT is not asserted during

asynchronous reads, single synchronous reads or

during latency in synchronous reads.

Burst Type Bit (CR7)

The Burst Type bit is used to configure the se-

quence of addresses read as sequential or inter-

leaved. When the Burst Type bit is ’0’ the memory

outputs from interleaved addresses; when the

Burst Type bit is ’1’ (default) the memory outputs

from sequential addresses. See Tables 10, Burst

Type Definition, for the sequence of addresses

output from a given starting address in each mode.

Valid Clock Edge Bit (CR6)

The Valid Clock Edge bit, CR6, is used to config-

ure the active edge of the Clock, K, during Syn-

chronous Burst Read operations. When the Valid

Clock Edge bit is ’0’ the falling edge of the Clock is

the active edge; when the Valid Clock Edge bit is

’1’ the rising edge of the Clock is active.

Wrap Burst Bit (CR3)

The burst reads can be confined inside the 4 or 8

Word boundary (wrap) or overcome the boundary

(no wrap). The Wrap Burst bit is used to select be-

tween wrap and no wrap. When the Wrap Burst bit

is set to ‘0’ the burst read wraps; when it is set to

‘1’ the burst read does not wrap.

22/70

Share Link: