SST49LF008A-33-4C-NIE データシートの表示（PDF） - Microchip Technology
部品番号
コンポーネント説明
メーカー
SST49LF008A-33-4C-NIE Datasheet PDF : 45 Pages
| |||
A Microchip Technology Company
8 Mbit Firmware Hub
SST49LF008A
Data Sheet
Table 8: Operation Modes Selection (PP Mode)
Mode
RST# OE# WE# DQ
Address
Read
VIH VIL VIH DOUT
AIN
Program
Erase
VIH VIH VIL DIN
VIH VIH VIL X1
AIN
Sector or Block address, XXH for Chip-
Erase
Reset
VIL X X High Z
X
Write Inhibit
VIH VIL X High Z/DOUT
X
X
X VIH High Z/DOUT
X
Product Identification VIH VIL VIH Manufacturer’s ID (BFH) A18-A1=VIL, A0=VIL
Device ID2
A18-A1=VIL, A0=VIH
1. X can be VIL or VIH, but no other value.
2. Device ID = 5AH for SST49LF008A
T8.6 25085
Data Protection
The SST49LF008A device provides both hardware and software features to protect nonvolatile data
from inadvertent writes.
Hardware Data Protection
Noise/Glitch Protection: A WE# pulse of less than 5 ns will not initiate a Write cycle.
VDD Power Up/Down Detection: The Write operation is inhibited when VDD is less than 1.5V.
Write Inhibit Mode: Forcing OE# low, WE# high will inhibit the Write operation. This prevents inadver-
tent writes during power-up or power-down.
Software Data Protection (SDP)
SST49LF008A provides the JEDEC approved Software Data Protection scheme for all data alteration
operation, i.e., Program and Erase. Any Program operation requires the inclusion of a series of three-
byte sequences. The three-byte load sequence is used to initiate the Program operation, providing
optimal protection from inadvertent Write operations, e.g., during the system power-up or power-down.
Any Erase operation requires the inclusion of a six-byte load sequence. The SST49LF008A device is
shipped with the Software Data Protection permanently enabled. See Table 9 for the specific software
command codes. During SDP command sequence, invalid commands will abort the device to Read
mode, within TRC.
©2011 Silicon Storage Technology, Inc.
20
DS25085A
10/11
Share Link: 