DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

KSZ8041FTL データシートの表示(PDF) - Micrel

部品番号
コンポーネント説明
メーカー
KSZ8041FTL Datasheet PDF : 58 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
Micrel, Inc.
KSZ8041TL/FTL
Strapping Options
Pin Number
22
21
20
Pin Name
PHYAD2
PHYAD1
PHYAD0
Type(1)
Ipd/O
Ipd/O
Ipu/O
Pin Function
The PHY Address is latched at power-up / reset and is configurable to any value from
1 to 7.
The default PHY Address is 00001.
PHY Address bits [4:3] are always set to ‘00’.
27
CONFIG2
Ipd/O The CONFIG[2:0] strap-in pins are latched at power-up / reset and are defined as
41
CONFIG1
Ipd/O follows:
40
CONFIG0
Ipd/O
CONFIG[2:0] Mode
000
MII (default)
001
RMII
010
SMII
011
Reserved – not used
100
PCS Loopback
101
RMII back-to-back
110
MII back-to-back
111
Reserved – not used
29
ISO
43
(KSZ8041TL)
SPEED
43
(KSZ8041FTL)
SPEED /
no FEF
Ipd/O
Ipu/O
Ipu/O
ISOLATE mode
Pull-up = Enable
Pull-down (default) = Disable
During power-up / reset, this pin value is latched into register 0h bit 10.
SPEED mode
Pull-up (default) = 100Mbps
Pull-down = 10Mbps
During power-up / reset, this pin value is latched into register 0h bit 13 as the Speed
Select, and also is latched into register 4h (Auto-Negotiation Advertisement) as the
Speed capability support.
If copper mode (FXEN=0), pin strap-in is SPEED mode.
Pull-up (default) = 100Mbps
Pull-down = 10Mbps
During power-up / reset, this pin value is latched into register 0h bit 13 as the Speed
Select, and also is latched into register 4h (Auto-Negotiation Advertisement) as the
Speed capability support.
If fiber mode (FXEN=1), pin strap-in is no FEF.
Pull-up (default) = Enable Far-End Fault
Pull-down = Disable Far-End Fault
This pin value is latched during power-up / reset.
April 2007
15
M9999-042707-1.1

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]