DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

KSZ9021GN データシートの表示(PDF) - Micrel

部品番号
コンポーネント説明
メーカー
KSZ9021GN Datasheet PDF : 53 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
Micrel, Inc.
Pin Number
33
Pin Name
TX_EN
34
RXD7
35
RXD6
36
DVDDL
37
RXD5
38
RXD4
39
RXD3 /
MODE3
40
DVDDH
41
RXD2 /
MODE2
42
DVDDL
43
RXD1 /
MODE1
44
RXD0 /
MODE0
45
RX_DV /
CLK125_EN
46
DVDDH
47
RX_ER
48
RX_CLK /
PHYAD2
49
CRS
50
MDC
KSZ9021GN
Type(1)
I
O
O
P
O
O
I/O
P
I/O
P
I/O
I/O
I/O
P
O
I/O
O
Ipu
Pin Function
GMII Mode:
GMII TX_EN (Transmit Enable) Input
MII Mode:
MII TX_EN (Transmit Enable) Input
GMII Mode:
GMII RXD7 (Receive Data 7) Output
MII Mode:
This pin is not used and is driven low.
GMII Mode:
GMII RXD6 (Receive Data 6) Output
MII Mode:
This pin is not used and is driven low.
1.2V digital VDD
GMII Mode:
GMII RXD5 (Receive Data 5) Output
MII Mode:
This pin is not used and is driven low.
GMII Mode:
GMII RXD4 (Receive Data 4) Output
MII Mode:
This pin is not used and is driven low.
GMII Mode:
GMII RXD3 (Receive Data 3) Output
MII Mode:
MII RXD3 (Receive Data 3) Output /
Config Mode:
The pull-up/pull-down value is latched as MODE3 during
power-up / reset. See “Strapping Options” section for details.
3.3V or 2.5V digital VDD
GMII Mode:
GMII RXD2 (Receive Data 2) Output
MII Mode:
MII RXD2 (Receive Data 2) Output) /
Config Mode:
The pull-up/pull-down value is latched as MODE2 during
power-up / reset. See “Strapping Options” section for details.
1.2V digital VDD
GMII Mode:
GMII RXD1 (Receive Data 1) Output
MII Mode:
MII RXD1 (Receive Data 1) Output /
Config Mode:
The pull-up/pull-down value is latched as MODE1 during
power-up / reset. See “Strapping Options” section for details.
GMII Mode:
GMII RXD0 (Receive Data 0) Output
MII Mode:
MII RXD0 (Receive Data 0) Output /
Config Mode:
The pull-up/pull-down value is latched as MODE0 during
power-up / reset. See “Strapping Options” section for details.
GMII Mode:
GMII RX_DV (Receive Data Valid) Output
MII Mode:
MII RX_DV (Receive Data Valid) Output /
Config Mode:
Latched as CLK125_NDO Output Enable during power-up /
reset. See “Strapping Options” section for details.
3.3V or 2.5V digital VDD
GMII Mode:
GMII RX_ER (Receive Error) Output
MII Mode:
MII RX_ER (Receive Error) Output
GMII Mode:
GMII RX_CLK (Receive Reference Clock) Output
MII Mode:
MII RX_CLK (Receive Reference Clock) Output /
Config Mode:
The pull-up/pull-down value is latched as PHYAD[2] during
power-up / reset. See “Strapping Options” section for details.
GMII Mode:
GMII CRS (Carrier Sense) Output
MII Mode:
MII CRS (Carrier Sense) Output
Management Data Clock Input
This pin is the input reference clock for MDIO (pin 51)
September 2010
12
M9999-091010-1.1

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]