STK581U3C2D データシートの表示（PDF） - ON Semiconductor
部品番号
コンポーネント説明
メーカー
STK581U3C2D Datasheet PDF : 15 Pages
| |||
STK581U3C2D−E
ELECTRICAL CHARACTERISTICS (at Tc = 25_C, VD1, VD2, VD3, VD4 = 15 V, VCC = 300 V, L = 3.5 mH) (continued)
Parameter
Symbol
Conditions
Test
Circuit Min
Typ
Max
Unit
Control (Pre−driver) Section
High level Input voltage
Low level Input voltage
Vin H
Vin L
HIN1, HIN2, HIN3,
LIN1, LIN2, LIN3 to VSS
2.5
−
−
V
−
−
0.8
V
Input threshold voltage hysteresis
(Note 5)
Vinth(hys)
0.5
0.8
−
V
Logic 1 input leakage current
Logic 0 input leakage current
FAULT terminal input electric
current
IIN+
IIN−
IoSD
VIN = +3.3 V
VIN = 0 V
FAULT : ON / VFAULT = 0.1 V
−
100
143
mA
−
−
2
mA
−
2
−
mA
FAULT clear time
FLTCLR Fault output latch time.
18
−
80
ms
VCC and VS undervoltage positive
going threshold
VCC and VS undervoltage negative
going threshold
VCC and VS undervoltage
hysteresis
Over current protection level
VCCUV+
VSUV+
VCCUV−
VSUV−
VCCUVH
VSUVH−
ISD
PW = 100 ms, RSD = 0 W
10.5
11.1
11.7
V
10.3
10.9
11.5
V
0.14
0.2
−
V
Fig.5
38.5
−
48.2
A
Output level for current monitor
ISO Io = 30 A
0.32
0.34
0.36
V
Switching Characterisitcs
Switching time
Turn−on switching loss
tON
tOFF
Eon
Io = 30 A
Io = 30 A
Fig.6
0.3
0.6
1.3
ms
−
0.9
1.6
−
800
−
mJ
Turn−off switching loss
Eoff
−
550
−
mJ
Total switching loss
Etot
−
1350
−
mJ
Turn−on switching loss
Eon Io = 15 A, Tc = 100°C
−
530
−
mJ
Turn−off switching loss
Eoff
−
450
−
mJ
Total switching loss
Etot
−
980
−
mJ
Diode reverse recovery energy
Diode reverse recovery time
Erec
trr
IF = 15 A, P = 400 V, Tc = 100°C
−
24
−
mJ
−
58
−
ns
Reverse bias safe operating area
Short circuit safe operating area
Allowable offset voltage slew rate
RBSOA
SCSOA
dv/dt
Io = 45 A, VCE = 450 V
VCE = 400 V, Tc = 100°C
Between U, V, W to N
Full square
4
−
−
−50
−
50
ms
V/ns
Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product
performance may not be indicated by the Electrical Characteristics if operated under different conditions.
NOTE: Reference voltage is “VSS” terminal voltage unless otherwise specified.
5. The lower side’s VCE(SAT) and VF include a loss by the shunt resistance
Notes:
1. When the internal protection circuit operates, a
Fault signal is turned ON (When the Fault terminal
is low level, Fault signal is ON state : output form
is open DRAIN) but the Fault signal does not
latch.After protection operation ends,it returns
automatically within about 18 ms to 80 ms and
resumes operation beginning condition. So, after
Fault signal detection, set all input signals to OFF
(Low) at once. However, the operation of
pre−drive power supply low voltage protection
(UVLO : with hysteresis about 0.2 V) is as
follows.
Upper side:
The gate is turned off and will return to regular
operation when recovering to the normal voltage,
but the latch will continue till the input signal will
turn ‘low’.
Lower side:
The gate is turned off and will automatically reset
when recovering to normal voltage. It does not
depend on input signal voltage.
www.onsemi.com
3
Share Link: 