DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

CGS74C2525 データシートの表示(PDF) - National ->Texas Instruments

部品番号
コンポーネント説明
メーカー
CGS74C2525
NSC
National ->Texas Instruments NSC
CGS74C2525 Datasheet PDF : 10 Pages
1 2 3 4 5 6 7 8 9 10
AC Electrical Characteristics
Over recommended operating conditions unless specified otherwise (Continued)
Symbol
Parameter
VCC
Range
(V)
(Note 6)
CGS74CT
TA e a25 C
CL e 50 pF
Min
Typ
Max
54ACT
TA e b55 C
to a125 C
CL e 50 pF
Min
Max
CGS74CT
TA e b40 C
to a85 C
CL e 50 pF
Min Typ Max
Units
tPLH
tPHL
tOSHL
Propagation Delay
SEL to On (’2526)
Maximum Skew
Common Edge
Output-to-Output (Note 7)
Variation
50
51
85
12 4
50
02
44
14 1 ns
550 ps
tOSLH Maximum Skew
Common Edge
50
02
Output-to-Output (Note 7)
Variation
550 ps
tOST
Maximum Skew
Opposite Edge
50
04
Output-to-Output (Note 7)
Variation
1 0 ns
tPV
Maximum Skew AC2525
Part-to-Part
ACT2525
Variation (Note 8) AC2526
50
35
ns
ACT2526 5 0
50
ns
trise
Maximum
tfall
Rise Fall Time
50
(20% to 80% VCC)
trise
Maximum
tfall
Rise Fall Time
(0 8V 2 0V and 2 0V 0 8V)
30
09
3 75 ns
11
ns
Note 2 All outputs loaded thresholds on input associated with output under test
Note 3 IIN and ICC 3 0V are guaranteed to be less than or equal to the respective limit
ICC for 54AC 25 C is identical to CGS74C 25 C
Note 4 Maximum test duration 2 0 ms one output loaded at a time
5 5V VCC
Note 5 ICC for 54ACT 25 C is identical to CGS74CT 25 C
Note 6 Voltage Range 5 0 is 5 0V g0 5V voltage range 3 3 is 3 3V g0 3V
Note 7 Output-to-Output Skew is defined as the absolute value of the difference between the actual propagation delay for any outputs within the same packaged
device The specifications apply to any outputs switching in the same direction either HIGH to LOW (tOSHL) or LOW to HIGH (tOSLH) or in opposite directions both
HL and LH (tOST) tOSHL and tOSLH are characterized and guaranteed by design 1 MHz
Note 8 Part-to-part skew is defined as the absolute value of the difference between the propagation delay for any outputs from device to device The parameter is
specified for a given set of conditions (i e capacitive load VCC temperature of outputs switching etc ) Parameter guaranteed by design
Note 9 Load capacitance includes the test jig
http www national com
6

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]